Multiplex communications – Wide area network – Packet switching
Patent
1994-12-16
1997-03-04
Ray, Gopal C.
Multiplex communications
Wide area network
Packet switching
370463, 36424294, 36424295, 364260, 3642601, 364DIG1, G06F 1300, G06F 300
Patent
active
056088698
ABSTRACT:
An interface system for transferring information between a local area network and a system memory associated with a station attached to the network. The interface system includes a bus interface unit for implementing the transfer of information between the interface system and the memory system. An indicate module transfers information received by the interface system from the network to the memory system via the bus interface unit. A request module transfers information received by the interface system from the memory system via the bus interface unit to the network. A status generation/space management module connected to the indicate module and to the request module monitors the status thereof and generates corresponding status signals and manages the allocation of storage space in the memory system for information transferred between the network and the memory system via the interface system.
REFERENCES:
patent: 4344132 (1982-08-01), Dixon et al.
patent: 4404557 (1983-09-01), Grow
patent: 4418382 (1983-11-01), Larson et al.
patent: 4441162 (1984-04-01), Lillie
patent: 4454508 (1984-06-01), Grow
patent: 4459588 (1984-07-01), Grow
patent: 4493021 (1985-01-01), Agrawal et al.
patent: 4530088 (1985-07-01), Hamstra et al.
patent: 4538147 (1985-08-01), Grow
patent: 4672570 (1987-06-01), Benken
patent: 4707828 (1987-11-01), Yamada
patent: 4710868 (1987-12-01), Cocke et al.
patent: 4747101 (1988-05-01), Akaiwa et al.
patent: 4811361 (1989-03-01), Bacou et al.
patent: 4817080 (1989-03-01), Soha
patent: 4942515 (1990-07-01), Marzucco et al.
patent: 4949301 (1990-08-01), Joshi et al.
patent: 4954965 (1990-09-01), Johnson et al.
patent: 4962498 (1990-10-01), May, Jr.
patent: 4964113 (1990-10-01), Geyer et al.
patent: 4970714 (1990-11-01), Chen et al.
patent: 4989135 (1991-01-01), Miki
patent: 5007017 (1991-04-01), Kobayashi
patent: 5041963 (1991-08-01), Ebersole et al.
patent: 5043938 (1991-08-01), Ebersole
patent: 5086426 (1992-02-01), Tsukakoshi et al.
patent: 5101403 (1992-03-01), Balzano
patent: 5107456 (1992-04-01), Schuur
patent: 5109486 (1992-04-01), Seymour
patent: 5241661 (1993-08-01), Concilio et al.
Advanced Micro Devices, The SUPERNET Family for FDDI Databook, 1989.
FDDI Station Management (SMT), May 10, 1989, Rev. 5, pp. 227-372.
Floyd E. Ross, "FDDI--An Overview", IEEE, 1987, pp. 434-440.
Jim Hamstra, "FDDI Design Tradeoffs", IEEE, Proceedings of 13th Conf. on Local Computer Networks, Oct. 1988.
Advanced Micro Devices, "SUPERNET For Fiber Distributed Data Interface", Electronic Design, Sep. 17, 1987. pp. 1-34.
Advanced Micro Devices, "AM99C10 256 x 48 Content Addressable Memory", 1989, Rev. D.
Advanced Micro Devices, "AM7992B Serial Interface Adapter (SIA)", 1989, Rev. F.
Advanced Micro Devices, "AM7996 Cheapernet Transceiver, IEEE", 1989, Rev. C.
Advanced Micro Devices, "AM7968/AM7969, TAXI Transmitter/TAXI Receiver", Jan. 1986.
Brief David C.
Hamstra James R.
National Semiconductor Corporation
Ray Gopal C.
LandOfFree
Method and apparatus for reliable descriptor chaining in a media does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reliable descriptor chaining in a media, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reliable descriptor chaining in a media will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2154242