Generalized 7/3 counters

Details Generalized 7/3 counters Generalized 7/3 counters

1991-06-05

1993-02-16

Malzahn, David H.

Boots, shoes, and leggings

36421509, G06F 750

Patent

active

051876795

ABSTRACT:
A generalized 7/3 counter is proposed that may have all, some, or none of the input elements negative. The generalized counter can be used in array multipliers and in general for the reduction of matrices which have rows that must be added and need the advantage of a carry-free addition for speed purposes.

REFERENCES:
patent: 3603776 (1971-09-01), Weinberger
patent: 3636334 (1972-01-01), Svoboda
patent: 3723715 (1973-03-01), Chen et al.
patent: 3741475 (1973-06-01), Hardy et al.
patent: 3757098 (1973-09-01), Wright
patent: 4168530 (1979-09-01), Gajski
patent: 4399517 (1983-08-01), Niehaus
patent: 4488253 (1984-12-01), Lerough
patent: 4589019 (1986-05-01), Dischert
patent: 4594679 (1986-06-01), George
patent: 4604723 (1986-08-01), Burrows
patent: 4607176 (1986-08-01), Burrows et al.
patent: 4706210 (1987-11-01), Snelling
patent: 4796219 (1989-01-01), Williams
patent: 4918639 (1990-04-01), Schwartz
patent: 5095457 (1992-03-01), Jeong
Crosthwait et al, "Column Toter PLA" IBM Tech. Disclosure Bulletin, vol. 22, No. 6, Nov. 1979, pp. 2339-2341.
IEEE Transactions on Computers, vol. C-22, No. 12, Dec., 1973, Charles Baugh, "A Two's Complement Parallel Array Multiplication Algorithm", pp., 1045-1047.
IEEE Transactions on Computers, Apr., 1971, S. D. Pezaris, "A 40-ns 17-Bit by 17-Bit Array Multiplier", pp. 442-447.
IEEE Transaction on Electronic Computers, Feb., 1964, C. S. Wallace, "A Suggestion for a Fast Multiplier", pp. 14-17.
IEEE Transactions on Computers, vol. C-29, No. 10, Oct., 1980, "Composite Parallel Counters", by L. Dadda, pp. 942-946.
"Some Schemes for Parallel Multipliers", by L. Dadda, vol. XXXIV, N-5, Maggio, 1965, pp. 349-356.
K. Hwang, "Computer Arithmetic: Principles, Architecture, and Design", New York, Wiley, 1979, pp. 172-178.
E. M. Schwarz, "Parallel Processing and VLSI Design: Solving Large Scale Linear Systems", Ohio University, Master's Thesis, Ch. 5, Nov. 1984.
IEEE Transactions on Computers, vol. C-26, Oct., 1977, pp. 56-66.
"A Compact Hight-Speed Parallel Multiplication Scheme", Stenzel, et al. pp. 948-957.
IBM Technical Disclosure Bulletin, vol. 30, No. 3, Aug., 1987, "Multiply-Addition--An Ultra High Performance Dataflow", pp. 982-987.

Affiliated with

Also associated with

Rating

Generalized 7/3 counters does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Generalized 7/3 counters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generalized 7/3 counters will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2152930