Boots – shoes – and leggings
Patent
1992-03-31
1995-08-22
Lee, Thomas C.
Boots, shoes, and leggings
395425, 395842, 3642386, 3642389, 3642397, 364DIG1, 3642558, 3642551, G06F 1312, G06F 1314
Patent
active
054448530
ABSTRACT:
A system and method for queuing, control and transfer of data between a host processor and a peripheral processor using an architecture and a data flow strategy of one or more virtual FIFO data structures stored in main memory and a hardware FIFO under control of the host and peripheral processors. One virtual FIFO at a time drives the data FIFO with data. In turn, the data FIFO drives a peripheral device with this data. The host software running on the digital processor controls the loading of data for each process (context) into its associated virtual FIFO. The host processor controls the operation of the peripheral processor and the virtual FIFOs. The peripheral processor controls the flow of data from the data FIFO to the peripheral device, and under control of the host software, the flow of data from the driving virtual FIFO to the data FIFO. Start and end address pointers for each virtual FIFO stored in associated memory block indicate the memory location in the virtual FIFO where data is stored. The peripheral processor also keeps a start address pointer of the memory location of the last unused data then read out of the data FIFO to the peripheral device. These address pointers allow the hardware FIFO to be flushed when a context switch occurs, which can take place before all of the data in the driving virtual FIFO is supplied to the data FIFO, and supplied by the data FIFO to the peripheral device.
REFERENCES:
patent: 4831523 (1989-05-01), Lewis et al.
patent: 4881167 (1989-11-01), Sasaki et al.
patent: 4928247 (1990-05-01), Doyle et al.
patent: 4949301 (1990-08-01), Joshi et al.
patent: 5043981 (1991-08-01), Firoozmand et al.
patent: 5046023 (1991-09-01), Katsura et al.
patent: 5050066 (1991-09-01), Myers et al.
patent: 5133062 (1992-07-01), Joshi et al.
patent: 5136582 (1992-08-01), Firoozmand
patent: 5210749 (1993-05-01), Firoozmand
patent: 5247626 (1993-09-01), Firoozmand
Patent Abstracts of Japan, vol. 011, No. 203, (P591), Jul. 2, 1987, and JP 62025360, (NEC), Feb. 3, 1987.
Patent Abstracts of Japan, vol. 014, No. 560, (E-1012), Dec. 13, 1990, and JP 2241191, (NEC), Sep. 25, 1990.
John L. Hennessy and David A. Patterson, Computer Architecture--A Quantitative Approach; Morgan Kaufman Publishers, Inc.; Palo Alto, Calif. 1990; Chapter 9; pp. 498-569.
Lee Thomas C.
Luu Le Hien
Seiko Epson Corporation
LandOfFree
System and method for transferring data between a plurality of v does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for transferring data between a plurality of v, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for transferring data between a plurality of v will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2148442