Boots – shoes – and leggings
Patent
1996-04-17
1997-12-16
Teska, Kevin J.
Boots, shoes, and leggings
G06F 1750
Patent
active
056992645
ABSTRACT:
In a semiconductor circuit design verifying apparatus, a parasitic device retrieving part retrieves a parasitic device for a signal line connecting first stage active devices to a next stage active device. A time constant computing device computes a time constant between each first stage active device and the next stage active device including the parasitic device for the signal line between the first stage active devices and the next stage active device. An output data generating device outputs the time constant and information associated with the time constant to a user.
REFERENCES:
patent: 5446674 (1995-08-01), Ikeda et al.
patent: 5463563 (1995-10-01), Bair et al.
patent: 5469366 (1995-11-01), Yang et al.
patent: 5471409 (1995-11-01), Tani
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5568395 (1996-10-01), Huang
patent: 5623418 (1997-04-01), Rostoker et al.
Nakamura Yoshiki
Yamamoto Hirofumi
Yamasaki Terutoshi
Garbowski Leigh Marie
Mitsubishi Denki & Kabushiki Kaisha
Mitsubishi Electric Semiconductor Software Co. Ltd.
Teska Kevin J.
LandOfFree
Semiconductor circuit design verifying apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor circuit design verifying apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor circuit design verifying apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-213038