Synchronization circuit for parallel processing

Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364784, 364787, H03K 1921, G06F 750

Patent

active

051928825

ABSTRACT:
An apparatus and method for synchronizing parallel processors utilizing a lookahead synchronization circuit is provided by the present invention. A five gate logic circuit is formed as a cell and this cell can serve as a node in a tree logic operation circuit. The tree is capable of realizing a variety of fetch-and-operation, priority and operation-and-broadcast primitives and the cell can serve in a carry circuit of a binary adder. The tree may be pruned at any point and the circuit will continue to function for those nodes remaining in the tree. Processing elements are attached to leaf nodes of the tree. The present invention is capable of realizing the fetch-and-exclusive-OR, fetch-and-add, fetch-and-AND, fetch-and-OR, fixed priority schema, round-robin priority schema, hogging priority schema, swap, data exchange, broadcast, shift-function, broadcast-from-the-root, AND-and-broadcast, OR-and-broadcast, minimum-and-broadcast, maximum-and-broadcast, exclusive-OR-and-broadcast, fetch-and-minimum, and fetch-and-maximum primitives. The circuit affords significant power in synchronizing parallel processors utilizing simple cells configured in a tree structure.

REFERENCES:
patent: 3753238 (1973-08-01), Tutelman
patent: 3832696 (1974-08-01), Nakao et al.
patent: 4422157 (1983-12-01), Uhlenhoff
patent: 4584661 (1986-04-01), Grundland
patent: 4621338 (1986-11-01), Uhlenhoff
patent: 4660165 (1987-04-01), Masumoto
patent: 4677584 (1987-06-01), Steck
patent: 4718034 (1988-01-01), Takla et al.
patent: 4718035 (1988-01-01), Hara et al.
patent: 4752905 (1988-06-01), Nakagawa et al.
Bush et al., Some Implementations of Segment Sequential Functions pp. 178-185.
Lipovski et al., Lookahead Networks, National Computer Conference, 1982, pp. 153-165.
Lipovski, An Organization for Optical Linkages Between Integrated Circuits, National Computer Conference, 1977, pp. 227-236.
Lipovski, The Architecture of a Large Associative Processor, Spring Joint Computer Conference, 1970, pp. 385-396.
Lipovski et al., Lookahead Networks, National Computer Conference, 1982, pp. 178-185.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Synchronization circuit for parallel processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronization circuit for parallel processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization circuit for parallel processing will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-212655

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.