Fishing – trapping – and vermin destroying
Patent
1990-10-31
1993-03-09
Quach, T. N.
Fishing, trapping, and vermin destroying
437 45, 437 56, 437 89, 437107, H01L 2120, H01L 21335
Patent
active
051927012
ABSTRACT:
A semiconductor device which comprises a semi-insulating substrate and a plurality of field effect transistors (FETs) formed on the semi-insulating substrate. An epitaxial layer of one conductivity type is formed on the semi-insulating substrate by a crystal growth technique which is capable of controlling a film thickness at an atomic level. At least some of channel active layers of the FETs have different threshold voltages one another due to a difference in thickness of the epitaxial layer and/or due to an additional ion implantation region selectively formed in the epitaxial layer. A manufacturing method of the semiconductor device is also disclosed, wherein a portion of the epitaxial layer corresponding to the channel active layer of a FET is thickened by the repetition of an epitaxial growth, thinned by the etching of the epitaxial layer or ion implanted thereby obtaining a different threshold voltage from that of another FET.
REFERENCES:
patent: 3909320 (1975-09-01), Gauge et al.
patent: 4328510 (1982-05-01), Rao
patent: 4614564 (1986-09-01), Sheldon et al.
patent: 4635343 (1987-01-01), Kuroda
patent: 4689115 (1987-08-01), Ibbotson et al.
patent: 4732870 (1988-03-01), Mimura
patent: 4849368 (1989-07-01), Yamashita et al.
patent: 4902643 (1990-02-01), Shimawaki
patent: 4921814 (1990-05-01), Ishikawa et al.
patent: 4948751 (1990-08-01), Okamoto et al.
patent: 5026655 (1991-06-01), Ohata
patent: 5041393 (1981-08-01), Ahrens et al.
patent: 5051372 (1991-09-01), Sasaki
Sze, Semiconductor Devices, pp. 193 & 492, 1985.
Muller & Kamins, Device Electronics for Integrated Circuits, 1986, pp. 447, 505-510.
Abe, M., et al. "New Technology Towards GaAs . . . ", IEEE Trans. Elec. Dev., vol. ED-29, No. 7, Jul. 1987, pp. 1088-1094.
Patent Abstracts of Japan, vol. 8, No. 161 (E-257) (1598) Jul. 27, 1986 & JP-A-5961059.
Patent Abstracts of Japan, vol. 8, No. 231 (E-274) (1688) Oct. 24, 1984 & JP-A-59112659.
Patent Abstracts of Japan, vol. 10, No. 251 (E-348) (1974) Oct. 8, 1984 & JP-A-60101972.
Patent Abstracts of Japan, vol. 10, No. 279 (E-439) (2355) Dec. 20, 1986 & JP-A-6199379.
Patent Abstracts of Japna, vol. 10, No. 376 (E-464) (2433) Dec. 20, 1986 & JP-A-6199379.
Kabushiki Kaisha Toshiba
Quach T. N.
LandOfFree
Method of manufacturing field effect transistors having differen does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing field effect transistors having differen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing field effect transistors having differen will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-211089