Fail-safe method to read a timer which is based on a particular

Electrical pulse counters – pulse dividers – or shift registers: c – Applications – Determining machine or apparatus operating time or...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G07C 302

Patent

active

057039194

ABSTRACT:
A method and apparatus for reading a timer with an asynchronous circuit. A computer system is provided having a system clock and an asynchronous timer clock. The computer system includes a counter clocking from the timer clock and a latch coupled to output of the counter. First logic, synchronized to the timer clock, is coupled to control the latch responsive to a control signal from the computer system. Second logic synchronized to the system clock and coupled to the first logic is configured to provide an indication to the computer system of when the system can read the latched data and be assured of its validity. The computer system will thereby be prevented from reading the timer before it has stabilized.

REFERENCES:
IBM Tech Disc. Bul. vol. 26 No. 3A Aug. 1983 "Program Status Latch" Crosthwait et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Fail-safe method to read a timer which is based on a particular does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fail-safe method to read a timer which is based on a particular , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fail-safe method to read a timer which is based on a particular will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-210195

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.