Fishing – trapping – and vermin destroying
Patent
1994-05-06
1996-03-12
Quach, T. N.
Fishing, trapping, and vermin destroying
437 52, 437193, 437200, H01L 21283, H01L 21336, H01L 218247
Patent
active
054985587
ABSTRACT:
A process is disclosed for forming an integrated circuit device, such as an EPROM device, with a floating gate electrode with a discontinuous phase of metal silicide formed on a surface thereof is described. The process for forming such a discontinuous phase of metal silicide on the surface of a polysilicon floating gate electrode for the device comprises the steps of depositing a first polysilicon layer over a substrate, and preferably over a thin oxide layer on the substrate capable of functioning as a gate oxide; then forming a very thin layer of a silicide-forming metal over the polysilicon layer; and heating the structure sufficiently to cause all of the silicide-forming metal to react with the underlying polysilicon layer to form metal silicide and to coalesce the metal silicide into a discontinuous phase on the surface of the polysilicon layer. When an EPROM device is to be constructed, the process includes the further steps of forming an first insulation layer over the structure; forming a second polysilicon layer over the first insulation layer; and then forming a second insulation layer over the second polysilicon layer. The structure is then patterned to form a dual gate electrode structure with a floating gate and a control gate. After doping of the underlying substrate to form the source and drain regions, a further oxide layer may be formed over the entire structure and contact openings may be cut to the source and drain regions and control gate electrode, thus completing formation of an EPROM device with a floating gate having a discontinuous phase of metal silicide on a surface thereof facing the control gate.
REFERENCES:
patent: 4735919 (1988-04-01), Faraone
patent: 4957777 (1990-09-01), Ilderem et al.
patent: 5001527 (1991-03-01), Hosaka
patent: 5017505 (1991-05-01), Fujii et al.
patent: 5057447 (1991-10-01), Paterson
patent: 5081066 (1992-01-01), Kim
patent: 5087583 (1992-02-01), Hazani
patent: 5110752 (1992-05-01), Lu
patent: 5182232 (1993-01-01), Chhabra et al.
patent: 5223081 (1993-06-01), Doan
patent: 5245206 (1993-09-01), Chu et al.
patent: 5320880 (1994-06-01), Sandhu et al.
Nygren, S., et al., "Recrystallization and Grain Growth . . . ", J. Appl. Phys., 68(3), 1 Aug. 1990, pp. 1050-1058.
Ibok, E., et al., "A Characterization of the Effect . . . ", J. Electrochem. Soc., 140(10), Oct. 1993, pp. 2927-2937.
Kamins, T., et al., "Interaction Between CVD Tungsten . . . ", J. Electrochem. Soc., 133(7), Jul. 1986, pp. 1438-1442.
LSI Logic Corporation
Quach T. N.
Taylor John P.
LandOfFree
Integrated circuit structure having floating electrode with disc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit structure having floating electrode with disc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit structure having floating electrode with disc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2099555