Fishing – trapping – and vermin destroying
Patent
1990-11-16
1994-04-12
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 41, 437 44, H01L 2104
Patent
active
053025369
ABSTRACT:
A method of manufacturing a semiconductor device is set forth, in which a conductive layer (21) and a first insulating layer (22) are provided on a surface (2) of a semiconductor body (1). A conductor track (5) with an insulating top layer (6) is formed in these layers and the top layer (6) is formed in a first insulating layer (22) by means of a first etching treatment. Further, while masking with the top layer (6), the conductor track (5) is formed in the conductive layer (21) by means of a second etching treatment, after which the conductor track (5) is provided with a side edge insulation (7). The surface (2) and the conductor track (5) with its top layer (6) are covered by a second insulating layer (24), which is then subjected to a third anisotropic etching treatment until this layer (24) has been removed from the surface (2) and the top layer (6). According to the invention, the second etching treatment is at least initially carried out so that the conductive layer (21) is etched isotropically, while the top layer (6) is then practically not attacked, cavities (31) are formed under the top layer (6) near its edges (30), after which the second insulating layer (24) is deposited in a thickness such that the cavities (31) are entirely filled with insulating material. Thus, the occurrence of leakage currents and shortcircuits between the conductor track (5) and the metallization (8; 9) to be provided on the insulation layers (6, 7) are avoided.
REFERENCES:
patent: 3961999 (1976-06-01), Antipov
patent: 4403396 (1983-09-01), Stein
patent: 4546540 (1985-10-01), Ueyanagi et al.
patent: 4755477 (1988-07-01), Chao
patent: 4774206 (1988-09-01), Willer
patent: 4981809 (1991-01-01), Mitsuaki et al.
F. H. De La Moneda, "Processes to Reduce and Control the P-type . . . ", IBM Technical Disclosure Bulletin, vol. 25, No. 11B, Apr. 1983, pp. 6131-6142.
Hearn Brian E.
Holtzman Laura M.
Miller Paul R.
U.S. Philips Corporation
LandOfFree
Method of manufacturing a semiconductor device, in which isolate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device, in which isolate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device, in which isolate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2098288