Method of displaying logic simulation results and logic simulati

Details Method of displaying logic simulation results and logic simulati Method of displaying logic simulation results and logic simulati

1997-08-01

2000-09-26

Teska, Kevin J.

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Circuit simulation

345341, 345440, 345507, G06F 1750

Patent

active

061237345

ABSTRACT:
A method and equipment provide an extended logic simulation result which can be effectively displayed on one screen. The method of displaying a logic simulation result designates a display point in one cycle which corresponds to a clock signal and which is used in executing a logic simulation. At each cycle corresponding to the clock signal, the signal data at the display point are fetched and displayed continuously on a display unit. Efficiency of work on the display unit is enhanced by analyzing a result of a performed logic simulation during design and examination of logic circuits.

REFERENCES:
patent: 5255365 (1993-10-01), Hungerbuehler
patent: 5359545 (1994-10-01), Ott et al.
patent: 5371851 (1994-12-01), Pieper et al.
patent: 5404435 (1995-04-01), Rosenbaum
patent: 5532717 (1996-07-01), Jones et al.
patent: 5553213 (1996-09-01), Sano
patent: 5563993 (1996-10-01), Sato et al.
patent: 5734864 (1998-03-01), Satoh
patent: 5758123 (1998-05-01), Sano et al.

Affiliated with

Also associated with

Rating

Method of displaying logic simulation results and logic simulati does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of displaying logic simulation results and logic simulati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of displaying logic simulation results and logic simulati will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2096211