Data transfer interrupt pacing

Details Data transfer interrupt pacing Data transfer interrupt pacing

1994-11-04

1998-02-10

Sheikh, Ayaz R.

395557, 395309, G06F 1300

Patent

active

057179328

ABSTRACT:
A communications network adapter of the type coupling a computer, in which the computer includes a microprocessor, main memory and a system bus, that controls host interrupts in a manner to improve system performance. The adapter includes a buffer memory for storing data to be transferred between the bus an the network, and a transfer controller that controls the transfer of data between the main memory and the buffer memory and between the network and the buffer memory. The adapter also includes an interrupt controller that monitors predetermined events relating to data transfer between the computer and the network, and that causes the sending of interrupt signals to the microprocessor. Interrupt signals cause the microprocessor to initiate processing associated with the transfer of data between the computer and the network. According to one aspect of the invention the adapter includes an interrupt pacing timer that prevents the sending of interrupts to the microprocessor from the adapter for predetermined time after an interrupt acknowledgement signal is received from the microprocessor. According to another aspect of the invention an interrupt threshold counter is provided that prevents the sending of interrupts to the microprocessor until a predetermined plurality of frames are transmitted.

REFERENCES:
patent: 3851104 (1974-11-01), Willard et al.
patent: 4023143 (1977-05-01), Braunstein
patent: 4099255 (1978-07-01), Stanley et al.
patent: 4161786 (1979-07-01), Hopkins et al.
patent: 4218739 (1980-08-01), Negi et al.
patent: 4481572 (1984-11-01), Ochsner
patent: 4823312 (1989-04-01), Michael et al.
patent: 4935894 (1990-06-01), Ternes et al.
patent: 4969120 (1990-11-01), Azevedo et al.
patent: 4979100 (1990-12-01), Makris et al.
patent: 5032982 (1991-07-01), Dalrymple et al.
patent: 5165032 (1992-11-01), Herbault
patent: 5255373 (1993-10-01), Brockmann et al.
patent: 5287458 (1994-02-01), Michael et al.
patent: 5307459 (1994-04-01), Peterson et al.
patent: 5377332 (1994-12-01), Entwistle
patent: 5386573 (1995-01-01), Okamoto
patent: 5392435 (1995-02-01), Mashi et al.
patent: 5423049 (1995-06-01), Kurihara
patent: 5469543 (1995-11-01), Nishihara et al.
patent: 5475816 (1995-12-01), Yonezawa et al.
patent: 5506975 (1996-04-01), Onodera
patent: 5506993 (1996-04-01), Fitch et al.

Affiliated with

Also associated with

Rating

Data transfer interrupt pacing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data transfer interrupt pacing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer interrupt pacing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2086979