Full panel electronic packaging structure and method of making s

Details Full panel electronic packaging structure and method of making s Full panel electronic packaging structure and method of making s

1987-02-02

1988-08-30

Kucia, R. R.

Metal working

Method of mechanical manufacture

Electrical device making

29593, 29840, 361398, 437205, H05K 334

Patent

active

047666706

ABSTRACT:
An electronic packaging structure, and a method of making this structure, are disclosed. The electronic packaging structure comprises a full panel, circuitized flexible film semiconductor chip carrier mounted on a circuitized substrate such as a printed circuit board. A plurality of semiconductor chips are mounted on the carrier in a selected pattern, and the carrier, with the chips, is mounted on a matching pattern of bonding sites on the circuitized substrate. Preferably, the circuitized flexible film semiconductor chip carrier is manufactured on a support structure used to facilitate handling of the circuitized flexible film and to facilitate heat transfer from the semiconductor chips mounted on a carrier to a heat sink which is part of the circuitized substrate. Also, the semiconductor chip mounted on the flexible film chip carrier may be tested, and burned in, while on the support structure before the chip carrier, with the chips, is mounted on the circuitized substrate.

REFERENCES:
patent: 3440027 (1969-04-01), Hugle
patent: 3501832 (1970-03-01), Iwata et al.
patent: 3582865 (1971-06-01), Franck
patent: 3614832 (1971-10-01), Chance et al.
patent: 3683105 (1972-08-01), Shamash et al.
patent: 3689991 (1972-09-01), Aird
patent: 3781596 (1973-12-01), Galli et al.
patent: 3859723 (1975-01-01), Hamer et al.
patent: 3968563 (1976-07-01), Hamlin
patent: 4063993 (1977-12-01), Burns
patent: 4222516 (1980-09-01), Badet et al.
patent: 4231154 (1980-11-01), Gazdik et al.
patent: 4251852 (1981-02-01), Ecker et al.
patent: 4283839 (1981-08-01), Gursky
patent: 4377316 (1983-03-01), Ecker et al.
patent: 4386116 (1983-05-01), Nair et al.
patent: 4386389 (1983-05-01), Proebsting
patent: 4480288 (1984-10-01), Gazdik et al.
patent: 4517051 (1985-05-01), Gazdik et al.
patent: 4549200 (1985-10-01), Ecker et al.
patent: 4681654 (1987-07-01), Clementi et al.
J. C. Edwards, Chip Attachment to Tape and Cable, IBM. Tech. Disc. Bull., V. 25 #4, Sep. 1982 p. 1954 relied on.
Ho et al., Chip Attachment Structure for High Performance, Efficiently Cooled Semiconductor Chip Carriers, IBM Tech. Disc. Bull., V. 25 #5, Oct. 1982 p. 2544 relied on.
Gazdik; C. E. et al., "Processing PC Conductor Decals", IBM Technical Disclosure Bulletin, vol. 21, No. 11, Apr. 1979, p. 4425.
Egitto; F. D., et al., "Plasma Etching of Organic Materials, I. Polyimide in O.sub.2 -CF.sub.4 ", J. Vac. Sci. Technology, B 3 (3), May/Jun. 1985, pp. 893-904.

Affiliated with

Also associated with

Rating

Full panel electronic packaging structure and method of making s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Full panel electronic packaging structure and method of making s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Full panel electronic packaging structure and method of making s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2080521