Integrated circuit power net analysis through simulation

Details Integrated circuit power net analysis through simulation Integrated circuit power net analysis through simulation

1995-04-17

1999-02-16

Teska, Kevin J.

H01L 2350

Patent

active

058729526

ABSTRACT:
A method for power net analysis of integrated circuits is provided. A circuit simulator determines current values for integrated circuit devices at specified supply voltages. A power net simulator uses the current values to calculate characteristics of the power net. The characteristics include voltage drop, current density and ground bounce. A layout representation of the power net is shown on a computer display along with the user-specified characteristics.

REFERENCES:
patent: 5384710 (1995-01-01), Lam et al.
patent: 5440162 (1995-08-01), Worley et al.
patent: 5446676 (1995-08-01), Huang et al.
patent: 5481469 (1996-01-01), Brasen et al.
patent: 5521834 (1996-05-01), Crafts et al.
S. Chowdhury, An Automated Design of Minimum-Area IC Power/Ground Nets, IEEE Design Automation Conference 13.2, pp. 223-229.
R. Dutta et al., Automatic Sizing of Power/Ground (P/G) Networks in VLSI, IEEE Design Automation Conference 44.2, 1989, pp. 783-786.
B-K. Liew et al., Circuit Reliability Simulator for Interconnect, Via, and Contact Electromigration, IEEE Transactions on Electron Devices 39.11, 1992, pp. 2472-2478.
T. Mitsuhashi et al., Power and Ground Network Topology Optimization for Cell Based VLSIs, IEEE Design Automation Conference 33.2, 1992, pp. 524-529.
B. Stanisic et al., Addressing Substrate Coupling in Mixed-Mode IC's: Simulation and Power Distribution Synthesis, IEEE Journal of Solid-State Circuits 39.3, 1994, pp. 226-236.
B. Stanisic et al., Mixed-Signal Noise-Decoupling Via Simultaneous Power Distribution Design and Cell Customization in Rail, IEEE Custom Integrated Circuits Conference 24.3.1, 1994, pp. 533-536.
D. Stark et al., Techniques for Calculating Currents and Voltages in VLSI Power Supply Networks, IEEE Transactions on Computer-Aided Design 9.2, 1990, pp. 126-131.
J. Tao et al., An Electromigration Failure Model for Interconnects Under Pulsed and Bidirectional Current Stressing, IEEE Transactions on Electron Devices 41.4, 1994, pp. 539-545.
G. Tiwary, Below the half-micron mark, IEEE reprinted from IEEE Spectrum 31.11, 1994, pp. 84-84.
T. Yoshitome, Hierarchical analyzer for VLSI power supply networks based on a new reduction method, IEEE, 1991, pp. 298-301.

Affiliated with

Also associated with

Rating

Integrated circuit power net analysis through simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit power net analysis through simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit power net analysis through simulation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2070250