Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent
1998-07-10
2000-11-14
Picard, Leo P.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
257763, 257764, 257762, H01L 29440, H01L 29460
Patent
active
061474029
ABSTRACT:
Capping a low resistivity metal conductor line or via with a refractory metal allows for effectively using chemical-mechanical polishing techniques because the hard, reduced wear, properties of the refractory metal do not scratch, corrode, or smear during chemical-mechanical polishing. Superior conductive lines and vias are created using a combination of both physical vapor deposition (e.g., evaporation or collimated sputtering) of a low resistivity metal or alloy followed by chemical vapor deposition (CVD) of a refractory metal and subsequent planarization. Altering a ratio of SiH.sub.4 to WF.sub.6 during application of the refractory metal cap by CVD allows for controlled incorporation of silicon into the tungsten capping layer. Collimated sputtering allows for creating a refractory metal liner in an opening in a dielectric which is suitable as a diffusion barrier to copper based metalizations as well as CVD tungsten. Ideally, for faster diffusing metals like copper, liners are created by a two step collimated sputtering process wherein a first layer is deposited under relatively low vacuum pressure where directional deposition dominates (e.g., below 1 mTorr) and a second layer is deposited under relatively high vacuum pressure where scattering deposition dominates (e.g., above 1 mTorr). For refractory metals like CVD tungsten, the liner can be created in one step using collimated sputtering at higher vacuum pressures.
REFERENCES:
patent: 3881242 (1975-05-01), Nuttall et al.
patent: 3911562 (1975-10-01), Youmans
patent: 4116791 (1978-09-01), Zega
patent: 4226082 (1980-10-01), Nishida
patent: 4244775 (1981-01-01), D'Asara
patent: 4305974 (1981-12-01), Abe et al.
patent: 4339305 (1982-07-01), Jones
patent: 4367119 (1983-01-01), Logan et al.
patent: 4386116 (1983-05-01), Nair et al.
patent: 4486946 (1984-12-01), Jopke, Jr. et al.
patent: 4505025 (1985-03-01), Kurosawa et al.
patent: 4520041 (1985-05-01), Aoyama et al.
patent: 4526631 (1985-07-01), Silvestri
patent: 4532702 (1985-08-01), Gigante et al.
patent: 4536249 (1985-08-01), Rhodes
patent: 4545852 (1985-10-01), Barton
patent: 4560435 (1985-12-01), Brown et al.
patent: 4560436 (1985-12-01), Bukhman et al.
patent: 4565157 (1986-01-01), Broros et al.
patent: 4582563 (1986-04-01), Hazuki et al.
patent: 4597826 (1986-07-01), Majima et al.
patent: 4600624 (1986-07-01), Joseph et al.
patent: 4617087 (1986-10-01), Iyer et al.
patent: 4624864 (1986-11-01), Hartman
patent: 4640004 (1987-02-01), Thomas et al.
patent: 4659427 (1987-04-01), Barry et al.
patent: 4689113 (1987-08-01), Balasubramanyam et al.
patent: 4701349 (1987-10-01), Koyanagi et al.
patent: 4702792 (1987-10-01), Chow et al.
patent: 4720908 (1988-01-01), Wills
patent: 4724060 (1988-02-01), Sakata et al.
patent: 4725566 (1988-02-01), Ngu et al.
patent: 4732658 (1988-03-01), Lee
patent: 4746219 (1988-05-01), Hollloway et al.
patent: 4751197 (1988-06-01), Wills
patent: 4753709 (1988-06-01), Welch et al.
patent: 4756810 (1988-07-01), Lamont, Jr. et al.
patent: 4769686 (1988-09-01), Horiuchi et al.
patent: 4783248 (1988-11-01), Kohlhase et al.
patent: 4789648 (1988-12-01), Chow et al.
patent: 4795722 (1989-01-01), Welch et al.
patent: 4800176 (1989-01-01), Kakumu et al.
patent: 4801559 (1989-01-01), Imaoka
patent: 4822753 (1989-04-01), Pintchovski et al.
patent: 4824544 (1989-04-01), Mikalesen et al.
patent: 4824802 (1989-04-01), Brown et al.
patent: 4845050 (1989-07-01), Kim et al.
patent: 4847111 (1989-07-01), Chow et al.
patent: 4849079 (1989-07-01), Cuomo et al.
patent: 4851295 (1989-07-01), Brors
patent: 4855798 (1989-08-01), Inamura et al.
patent: 4873565 (1989-10-01), Roane
patent: 4884123 (1989-11-01), Dixit et al.
patent: 4897709 (1990-01-01), Yokoyama et al.
patent: 4920073 (1990-04-01), Wei et al.
patent: 4924281 (1990-05-01), Endo et al.
patent: 4924295 (1990-05-01), Kuecher
patent: 4926237 (1990-05-01), Sun et al.
patent: 4944836 (1990-07-01), Beyer et al.
patent: 4956313 (1990-09-01), Cote et al.
patent: 4962414 (1990-10-01), Liou et al.
patent: 4992135 (1991-02-01), Doan
patent: 4994162 (1991-02-01), Armstrong et al.
patent: 5008217 (1991-04-01), Case et al.
patent: 5008730 (1991-04-01), Huang et al.
patent: 5026470 (1991-06-01), Boynhard et al.
patent: 5027185 (1991-06-01), Liauh
patent: 5045916 (1991-09-01), Vor et al.
patent: 5049975 (1991-09-01), Ajika et al.
patent: 5055906 (1991-10-01), Mase et al.
patent: 5070391 (1991-12-01), Liou et al.
patent: 5084417 (1992-01-01), Joshi et al.
patent: 5112693 (1992-05-01), Gillery
patent: 5138432 (1992-08-01), Stanasolovich et al.
patent: 5148259 (1992-09-01), Kato et al.
patent: 5169685 (1992-12-01), Woodruf et al.
patent: 5171412 (1992-12-01), Talieh et al.
patent: 5187119 (1993-02-01), Cech et al.
patent: 5202579 (1993-04-01), Fujii et al.
patent: 5243222 (1993-09-01), Harper et al.
patent: 5262354 (1993-11-01), Cote et al.
patent: 5278449 (1994-01-01), Miyalkawa
patent: 5296404 (1994-03-01), Akahori et al.
patent: 5300812 (1994-04-01), Joshi et al.
patent: 5401675 (1995-03-01), Lee et al.
patent: 5444018 (1995-08-01), Yost et al.
J.L. Vossen, "Thin Film Processes" Academic Press, 1978 pp. 32-39.
Gargini, et al. "WOS: Low Resistance Self-Aligned Source, Drain and Gate Transistors" IEEE 1981, IEDM 81, pp. 54-57.
C.Y. Ting, et al., The Use of TiSi2 in a Self-Aligned Silicide Technology: Electromechanical Society Proceedings, v. 62-7, (1.sup.st Intn'l Symp. On VLSI in Detroit), 1982 pp. 224-231.
R.J. Schutz, "TiN as a Diffusion Barrier Between CoSi2 or PtSi and Aluminum" MRS Proceedings, 18, 1982, pp. 89-99.
T. Moriya, et al., A Planar Metallization Process-Its Application to Tri-level Aluminum Interconnection: IEEE, IEDM 83, 1983 pp. 550-553.
J.Y. Chen, et al., "Refractory Metals and Metal Silicides for VLSI Devices" Solid State Technology, Aug. 1984 pp. 145-149.
G. Higelin, et al., "A Contact Filling Process with CVD-Tungsten for Multilevel Metallization Systems" IEEE Cat. No. CH-2337-4, 1986, pp 443-449.
T. Ohba, et al., "Selective CVD Tungsten Silicide for VLSI Application" IEEE 1987, IEDM 87-213 pp. 213-215.
H. Kotani, et al., "A Highly Reliable Selective CVD-W Utilizing SiH4 Reductionfor VLSI Contacts" 1987 IEEE, CH 2515-5, IEDM 87-217, pp. 217-220.
K. Pauleau, "Interconnect Materials for VLSI Circuits" Solid State Technology, Apr. 1987, pp. 155-162.
V. Rana, et al., "Thin Layers of TiN and A1 as Glue Layers for Blanket Tungsten Deposition" Materials Research Sol., Tungsten & Other Refractory Metals for VLSI Applications II, Proceeding of 1986 Workshop, Palo Alto, CA, Nov. 1986, pp. 187-195.
Jan-Otto Carlsson, et al., "Thermodynamic Investigation of Selective Tungsten Chemical Vapour Deposition: Influence of Growth Conditions and Gas Additives on the Selectivity in the Fluoride Process" Thin Solid Films, 158, 1988, pp. 107-122.
Y. Kusumoto, et al., "A New Approach to the Suppression of Tunneling" Materials Research Soc., 1988, Tungsten and Other Refractory Metals for VLSI Applications III, Proceedings of 1987 Workshop, pp. 103-109.
S.W. Sun. et al, Al1/W/TiNx/TiSiy/Si Barrier Technology for 1.0-um Cntacts" IEEE Election Device Letters, v. 9, #2, Feb. 1988, pp. 71-73.
R.S. Rosler, et al., "Tungsten Chemical Vapor Deposition Characteristics using SiH4 in a Single Wafer System" J. Vac. Soc. Technology, (6) Nov./Dec. 1988, pp. 1721-1727.
J.F. Shackelford, "Introduction to Materials Science for Engineers" Macmillan Pub. Co., 1988, pp. 302-307.
S.M. Rossnagel, et al., Lift-Off Magnetron Sputter Deposition: Abstract of Presentation by Stephen M. Rossnagel, Oct. 17, 1989, Amer. Vacuum Soc. Conference, 1 page.
C-K Hu, et al, "Copper-Polyimide Wiring Technology for VLSI Circuits" Materials Res. Soc. Symp. Proc. 1990, Tungsten and Other Advanced Metals for VLSI/ULSI Applications V. 1989 Workshop, pp. 369-373.
"Underlayer for Polycide Process" IBM TDB, v. 28, #9, Feb. 1988, pp. 3958-3969.
"Selective Tungsten Silicide Deposition" IBM TDB, v. 29, #5, Oct., '986, p. 2195.
"Cobalt Metallurgy for VLSI" IBM TDB, v. 29, #5, Oct. 1986, p. 2197.
"Tungsten-on-Conducting Nitride Composite Films" IBM TDB, v. 31, #3, Aug. 1988, p.
Cuomo Jerome J.
Dalal Hormazdyar M.
Hsu Louis L.
Joshi Rajiv V.
Cutter Lawrence D.
Duong Hung Van
International Business Machines - Corporation
Picard Leo P.
Soucar Steven J.
LandOfFree
Refractory metal capped low resistivity metal conductor lines an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Refractory metal capped low resistivity metal conductor lines an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Refractory metal capped low resistivity metal conductor lines an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2067820