Boots – shoes – and leggings
Patent
1989-10-06
1992-11-03
Lee, Thomas C.
Boots, shoes, and leggings
364DIG1, 3642386, 364247, 395400, 395425, G06F 922, G06F 1200
Patent
active
051612178
ABSTRACT:
A last-in, first-out register having multiple address input ports and capable of storing a plurality of addresses. Address loading operations are over-lapped with address reading operations to speed up the rate at which addresses may be stored in and retrieved from the register. When the register is full of addresses it provides an indication which permits: the addresses already stored in the register to be read out and stored in an external memory, then additional addresses to be stored in the register, and subsequently the addresses transferred to the memory for storage to be retransferred to the buffer address register for read out.
REFERENCES:
patent: 3903509 (1975-09-01), Picandet
patent: 4031520 (1977-06-01), Robner
patent: 4334269 (1982-06-01), Shibasaki et al.
patent: 4352157 (1982-09-01), Namimoto et al.
patent: 4399507 (1983-08-01), Cosgrove et al.
patent: 4405983 (1983-09-01), Perez-Mendez
patent: 4438492 (1984-03-01), Harmon, Jr. et al.
patent: 4488227 (1984-12-01), Miu et al.
patent: 4530049 (1985-07-01), Zee
patent: 4546431 (1985-10-01), Horvath
patent: 4628477 (1986-12-01), Burrows
patent: 4835738 (1989-05-01), Niehaus et al.
Izbicki Kenneth J.
Lemay Richard A.
Tague Steven A.
Woods William E.
Bull HN Information Systems Inc.
Geckil Mehmet
Lee Thomas C.
Solakian John S.
LandOfFree
Buffered address stack register with parallel input registers an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Buffered address stack register with parallel input registers an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffered address stack register with parallel input registers an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2056607