Method for in-chip testing of digital circuits of a synchronousl

Details Method for in-chip testing of digital circuits of a synchronousl Method for in-chip testing of digital circuits of a synchronousl

1996-05-31

1998-04-07

Nguyen, Hoa T.

Excavating

G01R 3128

Patent

active

057373426

ABSTRACT:
An on-chip self-test circuit for testing digital elements of a synchronous sampling data detection channel chip, such as a PRML channel of a hard disk drive, with digital pseudo samples representative of samples coming from an analog channel section, includes a sample generator generating idealized digital pseudo samples in accordance with a predetermined spectrum response, a digital noise generator generating digital noise values, a first combining circuit combining the idealized digital pseudo samples with the digital noise values to produce noisy pseudo samples, a bias injection circuit connected to the sample generator and adding a predetermined bias to the idealized digital pseudo samples to produce biased pseudo samples, and a second combining circuit for combining the noisy pseudo samples with the biased pseudo samples to put out biased noisy pseudo samples to test digital data processing and channel control elements of the channel chip.

REFERENCES:
patent: 4710747 (1987-12-01), Holland
patent: 5173906 (1992-12-01), Dreilbelbis et al.
patent: 5202626 (1993-04-01), Pham et al.
patent: 5381087 (1995-01-01), Hirano
patent: 5392295 (1995-02-01), Coker et al.
patent: 5459679 (1995-10-01), Ziperovich
Ziperovich, Thesis, "VLSI Implementation of a Viterbi Detector for Hard Disk Drives", Univ. Calif. San. Diego, 1992, pp. 14, 24, 25.

Affiliated with

Also associated with

Rating

Method for in-chip testing of digital circuits of a synchronousl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for in-chip testing of digital circuits of a synchronousl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for in-chip testing of digital circuits of a synchronousl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-20431