Patent
1995-11-27
1996-11-05
Canney, Vincent P.
39518304, 39518317, G01R 3128
Patent
active
055726640
ABSTRACT:
A test-vector generating system (200) controls a processor (110) having a paradigm floating point functional unit (160) which executes a paradigm floating point instruction set. The system includes computer program modules including an interactive test selection process (202) in which a test instruction is selected from the paradigm instruction set, an operand data generation process (222), a test instruction execution process (226) in which the paradigm functional unit executes the test instruction operating upon the generated operand data and a test vector result recording process (208) in which a test vector result of the test instruction execution is recorded.
REFERENCES:
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5128888 (1992-07-01), Tamura et al.
patent: 5128891 (1992-07-01), Lynch et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5237700 (1993-08-01), Johnson et al.
patent: 5251306 (1993-10-01), Tran
Advanced Microprocessors by Daniel Tabak .COPYRGT.1991 by McGraw-Hill, Inc. pp. 42, 61-74 and 185-189.
PC Magazine, Feb. 1995 p. 32.
Brian Case, "AMD Unveils First Superscalar 29K Core", Microprocessor Report, Oct. 24, 1994, pp. 23-26.
Michael Slater, "AMD's K5 Designed to Outrun Pentium", Microprocessor Report, Oct. 24, 1994, pp. 1, 6-11.
C. Bellon, et al., Analysis of Experimental Results on Functional Testing and Diagnosis of Complex Circuits, 1988 International Test Conference, Sep., 1988, pp. 64-72.
A. Aharon, et al., Verification of the IBM RISC System/6000 by a Dynamic Biased Pseudo-random Test Program Generator, IBM Systems Journals, vol. 30, No. 4, 1991, pp. 527-538.
March Marshall, Techniques for User Testing of the 68882, 1988 International Test Conference, Sep., 1988, pp. 942-947.
Electronic Engineering, A Successful Design Methodology for x86 Processors, Sep., 1993, pp. S39-S41.
Floating-Point Working Group of the Microprocessor Standards Subcommittee, ANSI/IEEE, Std 754-1985, "IEEE Standard for Binary Floating-Point Arithmetic"; 1985; pp. 7-17.
University of California at Berkeley, College of Engineering, Department of Electrical Engineering and Computer Sciences, Industrial Liaison Program, "A Compact Test Suite for P754 Arithmetic--Version 2.0)", pp. 1-7).
Advanced Micro Devices , Inc.
Canney Vincent P.
LandOfFree
System for generating floating point test vectors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for generating floating point test vectors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for generating floating point test vectors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2022156