Method and device for tracking down a prespecified subcircuit in

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364488, G06F 1750

Patent

active

055046916

ABSTRACT:
A method for tracking down a prespecified subcircuit in an electrical circuit equivalent is described. The subcircuit is prespecified by a template circuit comprising a pattern of interconnections between template elements in the template circuit and associated type conditions for each template element. The method comprises the steps of counting, for each associated type condition, a respective occurrence rate of circuit elements in the electrical circuit equivalent which meet the type condition, selecting an initial template element whose type condition corresponds to a lowest occurrence rate, and selecting an initial circuit element meeting the type condition for the initial template element. Subsequently in the electrical circuit equivalent a search is made for successive further circuit elements, coupled to the initial circuit element according to the pattern and satisfying the type conditions for the template elements, until either all template components are identified or persistent failure is met.

REFERENCES:
patent: 5278769 (1994-01-01), Bair et al.
T. Kostelijk et al., "Automatic Verification of Library-Based IC Designs", IEEE Journal of Solid-State Circuits, vol. 26, No. 3, Mar. 1991, pp. 394-403.
"Dagon: Technology Binding and Local Optimization by DAG Matching" by K. Keutzer, 24th ACM/IEEE Design Automation Conference, 1987, pp. 341-347.
"Cell Libraries and Assembly Tools for Analog/Digital CMOS and BiCOMS Application-Specific Integrated Circuit Design" by Smith et al., IEEE Journal of Solid State Circuit, vol. 24, No. 5, Oct. 1989, pp. 1419-1432.
"Matching a Parts Library in a Silicon Compiler" by Kahrs, IEEE 1986, pp. 169-172.
"Technology Mapping in MIS" by Detjens et al; IEEE Custom Integrated Circuits Conf., 1987, pp. 116-119.
"Design A CMOS Standard Cell Library" by S. Sunter, IEEE Custom Integrated Circuit Conf., 1987, pp. 237-240.
"Hierarchical Functional Verification for Cell-Based Design Styles" by Chen et al., IEE Proceedings, vol. 134, Pt. G, No. 1, Feb. 1987, pp. 103-109.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and device for tracking down a prespecified subcircuit in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and device for tracking down a prespecified subcircuit in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for tracking down a prespecified subcircuit in will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2021482

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.