Single-chip GPS receiver digital signal processing and microcomp

Details Single-chip GPS receiver digital signal processing and microcomp Single-chip GPS receiver digital signal processing and microcomp

1993-12-10

1996-04-02

Park, Collin W.

Boots, shoes, and leggings

364449, 364490, 340988, 342357, 342451, 342463, 455 32, H04B 7185, G01S 502

Patent

active

055046843

ABSTRACT:
An embodiment of the present invention combines, on a single integrated circuit, an eight channel GPS receiver, a 68330-type microprocessor, a 68681-type DUART serial communications controller, an analog-to-digital converter, a real-time clock, a random access memory and a boot read-only memory. A system integration module and inter-module bus allow tri-state control of the microprocessor such that a commercially available 68332-type emulator may be used for software development.

REFERENCES:
patent: 5075693 (1991-12-01), McMillan et al.
patent: 5117232 (1992-05-01), Cantwell
patent: 5175557 (1992-12-01), King et al.
patent: 5202693 (1993-04-01), Lee
patent: 5225842 (1993-07-01), Brown et al.
patent: 5266958 (1993-11-01), Durboraw, III
patent: 5303393 (1994-04-01), Noreen et al.
patent: 5311149 (1994-05-01), Wagner et al.

Affiliated with

Also associated with

Rating

Single-chip GPS receiver digital signal processing and microcomp does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single-chip GPS receiver digital signal processing and microcomp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-chip GPS receiver digital signal processing and microcomp will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2021370