Memory addressing circuit for converting sequential input data t

Details Memory addressing circuit for converting sequential input data t Memory addressing circuit for converting sequential input data t

1980-11-06

1983-07-12

Nusbaum, Mark E.

Boots, shoes, and leggings

343 5DP, G06F 700, G01S 744

Patent

active

043934447

ABSTRACT:
A system for converting sequentially received data words, in the form of successively received groups of data words, into an interleaved output data word sequence, with each group of received data words consisting of T successive series of R data words. The system comprises N memories, each having W words locations, where W.multidot.N.gtoreq.T.multidot.R and where the N memories form a single memory matrix which is employed to process every group of received data words. Writing logic is provided for writing successively received data words of a first group of data words into the N memories in a predetermined sequence. Reading logic is provided for reading from the memories every R.sup.th data word of the first group of data words written into the to leave an available word location in each instance where a data word was read therefrom. The writing logic also includes logic for writing successively received data words of each subsequently received group of data words into successively occurring available word locations created by the reading therefrom of the data words of the immediately preceding group of data words.

REFERENCES:
patent: 3277449 (1966-10-01), Shooman
patent: 3617719 (1971-11-01), Wong et al.
patent: 3631406 (1971-12-01), Kurner
patent: 3633173 (1972-01-01), Edge
patent: 3691531 (1972-09-01), Saltini et al.
patent: 3716859 (1973-02-01), Webb et al.
patent: 3781812 (1973-12-01), Wymore et al.
patent: 3827027 (1974-07-01), Towson et al.
patent: 3922643 (1975-11-01), Poole
patent: 3936806 (1976-02-01), Batcher
patent: 4027291 (1977-05-01), Tokura et al.
patent: 4065810 (1977-12-01), Cramer et al.
patent: 4069970 (1978-01-01), Buzzard et al.
patent: 4080599 (1978-03-01), Conti
patent: 4093995 (1978-06-01), Smith et al.
patent: 4189767 (1980-02-01), Ahuja

Affiliated with

Also associated with

Rating

Memory addressing circuit for converting sequential input data t does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory addressing circuit for converting sequential input data t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory addressing circuit for converting sequential input data t will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-201617