Fishing – trapping – and vermin destroying
Patent
1995-10-19
1996-11-05
Tsai, H. Jey
Fishing, trapping, and vermin destroying
437919, H01L 2170, H01L 2700
Patent
active
055717462
ABSTRACT:
This invention provides a structure and a method of forming a capacitor with a high unit capacitance for use in analog circuits and a bond pad which will eliminate bond pad peeling during subsequent processing. The bottom capacitor plate is formed at the same time the bond pads are formed. The bottom capacitor plate and the bond pads are formed using a conducting material such as doped polysilicon, which will eliminate bond pad peeling during subsequent processing. The top capacitor plate is formed when the top electrode pattern is formed. This integrated process provides a bond pad which will eliminate bond pad peeling during subsequent process steps and a capacitor with high unit capacitance for use in analog circuits.
REFERENCES:
patent: 4495222 (1985-01-01), Anderson et al.
patent: 5122477 (1992-06-01), Wolters et al.
patent: 5397729 (1995-03-01), Kayanuma et al.
patent: 5500387 (1996-03-01), Tung et al.
Chartered Semiconductor Manufacturing Pte Ltd.
Prescott Larry J.
Saile George O.
Tsai H. Jey
LandOfFree
Method of forming a back end capacitor with high unit capacitanc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a back end capacitor with high unit capacitanc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a back end capacitor with high unit capacitanc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2014737