High speed memory for microcomputer systems

Details High speed memory for microcomputer systems High speed memory for microcomputer systems

1989-10-23

1992-10-20

Lee, Thomas C.

Boots, shoes, and leggings

3642398, 36424341, 364251, 364252, 3649591, 364960, 3649659, 3642448, 364DIG1, 395400, G06F 1200

Patent

active

051577763

ABSTRACT:
A method and main memory system that provides a processor cache includes. Dual-port random access memory devices used for main memory, with one port providing typical random access and a second port being associated with an internal shift register that contains sequential instruction words. Improved system speed can be achieved by virtue of the shorter access time of the second port. A preferred embodiment is adapted to employ conventional video random access memory devices as constituents of a main memory system with unique control methods.

REFERENCES:
patent: 4402067 (1983-08-01), Moss et al.
patent: 4633441 (1986-12-01), Ishimoto
patent: 4639890 (1987-01-01), Heilveil et al.
patent: 4654804 (1987-03-01), Thaden et al.
patent: 4663735 (1987-05-01), Novak et al.
patent: 4689741 (1987-08-01), Redwine et al.
patent: 4718039 (1988-01-01), Aichelmann et al.

Affiliated with

Also associated with

Rating

High speed memory for microcomputer systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed memory for microcomputer systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed memory for microcomputer systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-200081