Boots – shoes – and leggings
Patent
1995-03-24
1997-08-26
Teska, Kevin J.
Boots, shoes, and leggings
H01L 2350
Patent
active
056616635
ABSTRACT:
A method of producing a placement of cells for a microelectronic integrated circuit in accordance with specified cell interconnects includes constructing a hierarchial cluster tree based on the interconnects in which a lowest level of the tree includes clusters of interconnected cells, and each successively higher level includes clusters of interconnected clusters from a successively lower level. Clusters in each level are merged by a min-cut operation. Clusters of each successively lower level are then placed within clusters of each successively higher level in progressively decreasing order of levels. Clusters are placed in each level by computing a current gravity point for each cluster in accordance with the cells therein, computing a new gravity point for each cluster in accordance with the current gravity points and the interconnects, and moving each cluster from the current gravity point to the new gravity point. Cells within clusters of the lowest level are then placed by calculating positions of the cells in a row direction, and placing the cells in columns in increasing order of the calculated positions in the row direction. The method is implemented by a parallel processing system including a plurality of parallel processors.
REFERENCES:
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 4908772 (1990-03-01), Chi
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5202840 (1993-04-01), Wong
patent: 5239465 (1993-08-01), Hattori et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5557533 (1996-09-01), Koford et al.
patent: 5568636 (1996-10-01), Koford
Wei-Ming Dai and Ernest S. Kuh; Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block Layout; IEEE Transactions on Computer-Aided Design, vol. CAD-6, No. 5, Sep. 1987, pp. 828-837.
Wayne Wei-Ming Dai, Bernhard Eschermann, Ernest S. Kuh and Massoud Pedram; Hierarchical Placement and Floorplanning in BEAR; IEEE Transactions on Computer-Aided Design, vol. 8, No. 12, Dec. 1989, pp. 1335-1349.
M.Y. Yu, X.L. Hong, Y.E. Lien, Z.Z. Ma, J.G. Bo and W.J. Zhuang; A New Clustering Approach and Its Application to BBL Placement; IEEE, 1990; pp. 665-669.
Carl Sechen and Kai-Win Lee; An Improved Simulated Annealing Algorithm for Row-Based Placement; IEEE, 1987, pp. 478-481.
James P. Cohoon and William D. Paris; Genetic Placement; IEEE, 1986, pp. 422-425.
CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design.
Aleshin Stanislav V.
Andreev Alexander E.
Koford James S.
Kudryavtsev Valeriy B.
Podkolzin Alexander S.
Fiul Dan
LSI Logic Corporation
Teska Kevin J.
LandOfFree
Physical design automation system and method using hierarchical does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Physical design automation system and method using hierarchical , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physical design automation system and method using hierarchical will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1992722