Multi-processor computer system having shared memory, private ca

Details Multi-processor computer system having shared memory, private ca Multi-processor computer system having shared memory, private ca

1995-03-17

1996-11-26

Lee, Thomas C.

Boots, shoes, and leggings

395462, 395448, 364DIG1, 364DIG2, 3649314, 36493141, 36493146, 36493147, G06F 928, G06F 1212

Patent

active

055795048

ABSTRACT:
Multi-processor systems are often implemented using a common system bus as the communication mechanism between CPU, memory, and I/O adapters. It is also common to include features on each CPU module, such as cache memory, that enhance the performance of the execution of instructions in the CPU. Many architectures require that the hardware employ a mechanism by which the data in the individual CPU cache memories is kept consistent with data in main memory and with data in other cache memories. One such method involves each CPU monitoring transactions on the system bus, and taking appropriate action when a transaction appears on the bus which would render data in the CPU's cache incoherent. If the CPU uses queues to hold records of incoming transaction information until it can service them, the bus interface must guarantee that the queued items are processed by the cache in the correct order. If this is not done, certain types of shared data protocols fail to operate correctly. The present invention describes a method by which hardware can guarantee the serialization of transactions requiring service by the CPU cache. The serialization method described guarantees that shared memory protocols operate correctly.

REFERENCES:
patent: 3889237 (1978-06-01), Alferness et al.
patent: 3938097 (1976-02-01), Niguette, III
patent: 4141067 (1979-02-01), McLagan
patent: 4142234 (1979-02-01), Bean et al.
patent: 4161024 (1979-07-01), Joyce et al.
patent: 4195340 (1980-03-01), Joyce
patent: 4197580 (1980-04-01), Chang et al.
patent: 4277826 (1981-07-01), Collins et al.
patent: 4282572 (1981-08-01), Morre, III et al.
patent: 4349871 (1982-09-01), Lary
patent: 4371928 (1983-02-01), Barlow et al.
patent: 4410944 (1983-10-01), Kronies
patent: 4424562 (1984-01-01), Genma et al.
patent: 4424564 (1984-01-01), Hinai
patent: 4426682 (1984-01-01), Riffe et al.
patent: 4445174 (1984-04-01), Fletcher
patent: 4467414 (1984-08-01), Akagi et al.
patent: 4504902 (1985-03-01), Gallaher et al.
patent: 4525777 (1985-06-01), Webster et al.
patent: 4616310 (1986-10-01), Dill et al.
patent: 4622631 (1986-11-01), Frank et al.
patent: 4648030 (1987-03-01), Bomba et al.
patent: 4656356 (1987-04-01), Shiozaki et al.
patent: 4737931 (1988-04-01), Ishii
patent: 4747043 (1988-05-01), Rodman
patent: 4768148 (1988-08-01), Keeley et al.
Baer, "Multiprocessing," Encyclopedia of Computer Science and Engineering, 2d Ed., pp. 1003-1005, Von Nostrand Reinhold Company, 1983.
Anderson, "Cache Memory: The Secret of Increased Performance," Hardcopy, pp. 88-91, Oct., 1987.
Excerpt, Intel Microprocessor and Peripheral Handbook, vol. 1, Microprocessing, .COPYRGT.1980, Intel Corporation, Santa Clara, California, "82385 High Performance 32-Bit Cache Controller," pp. 290143-1 through 290143-56.

Affiliated with

Also associated with

Rating

Multi-processor computer system having shared memory, private ca does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-processor computer system having shared memory, private ca, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor computer system having shared memory, private ca will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1980856