Method of generating, in the analog regime, weighted summations

Details Method of generating, in the analog regime, weighted summations Method of generating, in the analog regime, weighted summations

1991-06-28

1992-09-29

Fleming, Michael R.

Boots, shoes, and leggings

364807, G06F 752, G06F 1540

Patent

active

051519704

ABSTRACT:
A method is disclosed for operating electronic apparatus for generating a weighted summation of digital input signals as manifested in electric signal form, each sample of which digital input signals has a plurality B in number of bits identified by respective ones of consecutive ordinal numbers first through B.sup.th assigned in order of decreasing significance. Successive samples of each of the digital input signals is supplied in a respective stream, such that the respective streams of samples are parallel in time with each other. Each B-bit sample of said digital input signals is recoded into a plurality D in number of binary-coded digits, as manifested in electric signal form and as identified by consecutive ordinal numbers frist through D.sup.th assigned in order of decreasing significance of the respective weighting assigned each of the D binary-coded digits, B and D begin respectively a relatively larger positive integer and a relatively smaller positive integer. Each set of temporally aligned digits is converted to a set of corresponding analog electric signals, consisting of D subsets each containing analog electric signals corresponding to digits of the same assigned weighting. A weighted summation procedure is performed on the streams of partial weighted summation results, thereby to obtain a stream of final weighted summation results as manifested in electric signal form.

REFERENCES:
patent: 3950733 (1979-04-01), Cooper et al.
patent: 4156284 (1979-05-01), Engeler
patent: 4199817 (1980-04-01), Conkling et al.
patent: 4288858 (1981-09-01), Merola et al.
patent: 4491930 (1985-01-01), Hyatt
patent: 4910700 (1990-03-01), Hartley et al.
patent: 4972473 (1990-11-01), Ejiri et al.
patent: 5039870 (1991-08-01), Engeler
"VLSI Technologies for Artificial Neural Networks", Goser et al, IEEE Micro, 1989.
"Programmable Analog Synapses for Microelectronic Neural Networks Using a Hybrid Digital-Analog Approach", Kub et al, IEEE Inter. Conf. on Neural Networks, Jul. 1988.
"Digital-Analog-Hybrid Neural Simulator: A Design-aid for Custom-VLSI Neurochips", Moopenn et al, SPIE vol. 1058 High speed Computing II (1989).
"Programmable Analog Vector-Matrix Multipliers", Kub et al, IEEE Journal of Solid State Electronics vol. 23, No. 1, Feb. 1990.
"Electronic Artificial Neural Networks", Sage et al, IEEE Int. Conf. on Systems, Man and Cybernetics 1987.
"A Preprogrammed Artificial Neural Network Architecture in Signal Processing"Bloomer et al, Proceeding of IEEE 1990 Custom Integrated Circuits Conf., May 13-16, 1990.
"A Reconfigurable Analog VLSI Neural Network Chip", Graf et al, IEEE Conf. on Neural Network System, Nov. 27-30, 1989.
"Design of Parallel Hardware Neural Network Systems from Custom Analog VLSI `Building Block` Chips", Eberhardt et al, IJCNN, Jun. 18-22, 1989.

Affiliated with

Also associated with

Rating

Method of generating, in the analog regime, weighted summations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of generating, in the analog regime, weighted summations , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of generating, in the analog regime, weighted summations will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1974771