Digital bit synchronizer for low transition densities

Details Digital bit synchronizer for low transition densities Digital bit synchronizer for low transition densities

1999-08-18

2000-10-24

Ghebretinsae, Temesghen

Pulse or digital communications

Synchronizers

375326, 370503, 327141, H04L 700

Patent

active

06137850&

ABSTRACT:
An apparatus and method for synchronizing a derived bit clock with a transmit bit clock of a transmitted data signal is disclosed. The present invention uses a divide-only direct digital synthesizer and a fixed local oscillator. The synthesizer generates a derived bit clock by dividing the fixed, high frequency local oscillator. A transition detector identifies valid bit transitions in the unsynchronized data signal. At each valid transition, a control algorithm determines whether to adjust the frequency and/or phase of the derived data clock in order to maintain synchronization between the derived bit clock and the transmit bit clock. The unsynchronized data signal and the derived bit clock are processed by a reclock latch to generate a synchronized data signal.

REFERENCES:
patent: 4977582 (1990-12-01), Nichols et al.
patent: 5111486 (1992-05-01), Oliboni et al.

Affiliated with

Also associated with

Rating

Digital bit synchronizer for low transition densities does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital bit synchronizer for low transition densities, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital bit synchronizer for low transition densities will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1972726