Fishing – trapping – and vermin destroying
Patent
1994-07-28
1995-11-07
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437228, 437195, 437170, 437922, H01L 2170, H01L 2700
Patent
active
054647908
ABSTRACT:
A dielectric layer through which an antifuse via or an antifuse contact via is to be formed comprises a sandwich of at least two, and preferably three, individual layers. A first etch-stop dielectric layer is disposed over an underlying layer comprising either a lower or upper antifuse electrode barrier layer or an antifuse material layer. The first etch-stop dielectric layer comprises a thin layer of dielectric material. An isolation dielectric layer is disposed over the first etch-stop dielectric layer and comprises a second material comprising most of the thickness of the sandwich and having a substantial etch-time differential from the first etch-stop dielectric material for a selected etchant for the first etch-stop dielectric material. A second etch-stop dielectric layer may be provided under the first etch-stop dielectric layer and may be formed from a third material having a substantial etch time differential from the first etch-stop dielectric material for a selected etchant for the first material. A process for forming a via according to the present invention comprises, in order, the steps of forming the first etch-stop, isolation, masking the sandwich of dielectric layers for formation of a via; etching the isolation dielectric layer with an over-etch, stopping on the underlying first etch-stop dielectric layer; etching the first etch-stop dielectric layer with high over-etch, stopping on the layer beneath it.
REFERENCES:
patent: 4561409 (1987-03-01), Ellsworth et al.
patent: 4748490 (1988-05-01), Hollingsworth
patent: 4796075 (1989-01-01), Whitten
patent: 4822753 (1989-04-01), Pintchovski
patent: 4847732 (1989-07-01), Stopper et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4899205 (1990-02-01), Hamdy et al.
patent: 4914055 (1990-04-01), Gordon et al.
patent: 4933576 (1990-06-01), Tamamura et al.
patent: 4943538 (1990-07-01), Mohsen et al.
patent: 5070384 (1991-12-01), McCollum et al.
patent: 5095362 (1992-03-01), Roesner
patent: 5100827 (1992-03-01), Lytle
patent: 5120679 (1992-06-01), Boardman et al.
patent: 5134457 (1992-07-01), Hamdy et al.
patent: 5166556 (1992-11-01), Hsu et al.
patent: 5171715 (1992-12-01), Husher et al.
patent: 5194759 (1993-03-01), El-Ayat et al.
patent: 5196724 (1993-03-01), Gordon et al.
patent: 5233217 (1993-08-01), Dixit et al.
patent: 5250464 (1993-10-01), Wong et al.
patent: 5266829 (1993-11-01), Hamdy et al.
patent: 5272101 (1993-12-01), Forouhi et al.
patent: 5272666 (1993-12-01), Tsang et al.
patent: 5290734 (1994-03-01), Boardman et al.
patent: 5300456 (1994-04-01), Tigelaar et al.
patent: 5308795 (1994-05-01), Hawley et al.
patent: 5322812 (1994-06-01), Dixit et al.
patent: 5384481 (1995-01-01), Halzworth et al.
Actel Corporation
Chaudhuri Olik
Tsai H. Jey
LandOfFree
Method of fabricating an antifuse element having an etch-stop di does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating an antifuse element having an etch-stop di, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating an antifuse element having an etch-stop di will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-197048