Fishing – trapping – and vermin destroying
Patent
1993-12-17
1995-11-07
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 35, 437 38, 437203, H01L 21265
Patent
active
054647800
ABSTRACT:
A field effect transistor is formed on a side surface of a rectangular parallelepiped depression formed in the upper surface of a single crystalline substrate. The orientation of the side surface is substantially selected in the (100) plane or an equivalent plane of the crystalline structure of the substrate. A gate electrode is formed on the side surface with a gate insulating film therebetween. Source and Drain regions are formed in the bottom of the depression and the surface of the substrate adjacent to the depression by ion implantation with the gate electrode as a mask.
REFERENCES:
patent: 4734384 (1988-03-01), Tsuchiya
patent: 4786953 (1988-11-01), Morie et al.
patent: 4845539 (1989-07-01), Inoue
patent: 4920065 (1990-04-01), Chin et al.
patent: 4975383 (1990-12-01), Baglee
patent: 5017504 (1991-05-01), Nishimura
patent: 5027173 (1991-06-01), Satoh
patent: 5032882 (1991-07-01), Okumura et al.
patent: 5047359 (1991-09-01), Nagatomo
patent: 5053842 (1991-10-01), Kojima
patent: 5086010 (1992-02-01), Kimura
Chaudhuri Olik
Ferguson Jr. Gerald J.
Semiconductor Energy Laboratory Co,. Ltd.
Tsai H. Jey
LandOfFree
Method of forming insulated gate effect transistor in a substrat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming insulated gate effect transistor in a substrat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming insulated gate effect transistor in a substrat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-196936