Translating instruction pointer virtual addresses to physical ad

Details Translating instruction pointer virtual addresses to physical ad Translating instruction pointer virtual addresses to physical ad

1994-07-13

1996-03-19

Rudolph, Rebecca L.

Boots, shoes, and leggings

395467, 364DIG1, G06F 1200

Patent

active

055009484

ABSTRACT:
A data processing system comprised of a memory, a translation lookaside buffer (TLB) providing access to the memory, and an instruction cache connected to the memory. A two entry translation write buffer (TWB) has a first entry that is a first logical register and an associated first physical address register and a second entry that is a second logical register and an associated second physical address register. A physical address bus is connected to the TWB and a logical address bus is connected to the TLB and to the TWB, the logical address bus presenting an instruction pointer to the TLB and to the TWB. The instruction pointer is comprised of logical address bits including upper order bits, lower order bits, and a single bit having a first value or a second value. The single bit provides for translation of even-number pages for which the single bit has the first value and for odd-number pages for which the single bit has the second value. The upper order bits of the logical address are compared with the stored address values in the first and second logical registers in the TWB resulting in a first hit signal with respect to the first logical register or a second hit signal with respect to the second logical register. The first logical register is selected if the single bit has the first value and the second logical register is selected if the single bit has the second value. The physical address bus is driven with the corresponding first or second physical address associated with a selected first or second logical register upon a condition that the upper order bits of the logical address equal a stored value in the first or second logical register in the TWB.

REFERENCES:
patent: 4682281 (1987-07-01), Woffinden et al.
patent: 4774653 (1988-09-01), James
patent: 4811215 (1989-03-01), Smith
patent: 4884197 (1989-11-01), Sachs et al.
patent: 5099415 (1992-03-01), Osler et al.
patent: 5237671 (1993-08-01), Freitas et al.
patent: 5412787 (1995-05-01), Forsyth et al.
Hayes, John P., Computer Architecture and Organization, McGraw-Hill Book Company, 1978, pp. 382-397.

Affiliated with

Also associated with

Rating

Translating instruction pointer virtual addresses to physical ad does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Translating instruction pointer virtual addresses to physical ad, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translating instruction pointer virtual addresses to physical ad will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1964584