Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1997-03-11
1999-02-09
Nguyen, Viet Q.
Static information storage and retrieval
Addressing
Plural blocks or banks
36523004, 36523006, G11C 800
Patent
active
058703470
ABSTRACT:
A multi-bank memory includes memory cells arranged in individually selectable banks that share column select signals. The memory cells are addressed by a row decoder that activates word lines to couple data onto digit lines. The digit lines are coupled to input/output lines through first and second series-connected switches. The first switches are input/output switches that are controlled by column select signals that are shared between multiple banks. The second switches are bank select switches that are controlled by a bank decoder, for coupling only one of the banks to input/output lines and isolating the other banks from input/output lines. The invention reduces timing requirements between operations in different banks, and allows concurrent operations in different banks, thereby increasing the speed at which the memory operates.
REFERENCES:
patent: 4096402 (1978-06-01), Schroeder et al.
patent: 4404474 (1983-09-01), Dingwall
patent: 4638187 (1987-01-01), Boler et al.
patent: 4789796 (1988-12-01), Foss
patent: 4958088 (1990-09-01), Farah-Bakhsh et al.
patent: 4984204 (1991-01-01), Sato et al.
patent: 5122690 (1992-06-01), Bianchi
patent: 5128560 (1992-07-01), Chern et al.
patent: 5128563 (1992-07-01), Hush et al.
patent: 5134311 (1992-07-01), Biber et al.
patent: 5150186 (1992-09-01), Pinney et al.
patent: 5165046 (1992-11-01), Hesson
patent: 5179298 (1993-01-01), Hirano et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5220208 (1993-06-01), Schenck
patent: 5239206 (1993-08-01), Yanai
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5274276 (1993-12-01), Casper et al.
patent: 5276642 (1994-01-01), Lee
patent: 5278460 (1994-01-01), Casper
patent: 5281865 (1994-01-01), Yamashita et al.
patent: 5311481 (1994-05-01), Casper et al.
patent: 5321368 (1994-06-01), Hoelzle
patent: 5347177 (1994-09-01), Lipp
patent: 5347179 (1994-09-01), Casper et al.
patent: 5361002 (1994-11-01), Casper
patent: 5390308 (1995-02-01), Ware et al.
patent: 5400283 (1995-03-01), Raad
patent: 5438545 (1995-08-01), Sim
patent: 5440260 (1995-08-01), Hayashi et al.
patent: 5457407 (1995-10-01), Shu et al.
patent: 5473575 (1995-12-01), Farmwald et al.
patent: 5497127 (1996-03-01), Sauer
patent: 5498990 (1996-03-01), Leung et al.
patent: 5506814 (1996-04-01), Hush et al.
patent: 5508638 (1996-04-01), Cowles et al.
patent: 5515327 (1996-05-01), Farnwald et al.
patent: 5568077 (1996-10-01), Sato et al.
patent: 5574698 (1996-11-01), Raad
patent: 5576645 (1996-11-01), Farwell
patent: 5578941 (1996-11-01), Sher et al.
patent: 5581197 (1996-12-01), Motley et al.
patent: 5590073 (1996-12-01), Arakawa et al.
patent: 5619473 (1997-04-01), Hotta
patent: 5621690 (1997-04-01), Jungroth et al.
patent: 5627780 (1997-05-01), Malhi
patent: 5627791 (1997-05-01), Wright et al.
patent: 5631872 (1997-05-01), Naritake et al.
patent: 5636163 (1997-06-01), Furutami et al.
patent: 5636173 (1997-06-01), Schaefer
patent: 5636174 (1997-06-01), Rao
patent: 5638335 (1997-06-01), Akiyama et al.
patent: 5650971 (1997-07-01), Longway et al.
patent: 5668763 (1997-09-01), Fujioka et al.
patent: 5694065 (1997-12-01), Hamasaki et al.
Taguchi, et al., "A 40-ns 64-Mb DRAM with 64-b Parallel Data Bus Architecture", IEEE J. Solid-State Circuits, 26, 1493-1497, (Nov. 1991).
Keeth Brent
Manning Troy A.
Micro)n Technology, Inc.
Nguyen Hien
Nguyen Viet Q.
LandOfFree
Multi-bank memory input/output line selection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-bank memory input/output line selection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bank memory input/output line selection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1955814