Planarization and etch back process for semiconductor layers

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437231, 1566431, 1566531, A01L 21311

Patent

active

055523463

ABSTRACT:
An improved process for planarization of an integrated circuit structure having raised portions is provided. A conformal insulating layer is deposited over the structure. Next, a sacrificial dielectric layer is formed over the insulating layer. A planarization layer is formed over the dielectric layer. Then, parts of the planarization layer, dielectric layer, and insulating layer are etched to planarize said integrated circuit structure using an etch chemistry which provides for an uniform etch rate through all three layers. The sacrificial dielectric layer and the etch chemistry provide uniform etching by eliminating micro loading effects.

REFERENCES:
patent: 4214946 (1980-07-01), Forget et al.
patent: 4492620 (1985-01-01), Matsuo et al.
patent: 4962063 (1990-10-01), Maydan et al.
patent: 5332694 (1994-07-01), Suzuki
patent: 5399533 (1995-03-01), Pramanik et al.
"Improved Sub-Micron Inter-Metal Dielectric Gap-Filing Using TEOS/Ozone APCVD" by E. J. Korczyski et al, pub in Microelectronics Tech. Jan. 1992, pp. 22-27.
`Si Proc For The VLSI Era`, Wolf, Stanley, vol. 2, (1990) Lattice Press.
`Improved Sub-U Inter-Metal . . . TEOS/O.sub.3 APCVD`, p. 22 E. J. Korczynski, Microelectronics Manufacturing Tech. (1992).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Planarization and etch back process for semiconductor layers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Planarization and etch back process for semiconductor layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planarization and etch back process for semiconductor layers will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1949508

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.