Bus grant overlap circuit

Details Bus grant overlap circuit Bus grant overlap circuit

1995-12-22

1997-09-23

Sheikh, Ayaz R.

395856, G06F 1300

Patent

active

056713690

ABSTRACT:
A circuit employing two delayed bus clock signals and timer logic to minimize the dead bus time occurring between consecutive bus drivers and providing additional protection against multiple, simultaneous bus drivers for a communications bus in a computer system. Skewed enable and disable clock signals based on an original bus clock feed combinational logic to set a transceiver enable line when control of the bus is granted for bus transfers. Bus transfers remain enabled, through use of a feedback path, as long as a bus grant signal is active. When the last cycle of the bus transfer occurs, or a bus transfer error occurs, the transceiver enable line goes inactive, thereby allowing other components coupled to the bus to gain control. Test mode and bus transfer status lines provide further mechanisms for controlling bus transfer operation.

REFERENCES:
patent: 4947368 (1990-08-01), Donaldson et al.
patent: 4980854 (1990-12-01), Donaldson et al.
patent: 5237696 (1993-08-01), Best
patent: 5301282 (1994-04-01), Amini et al.
patent: 5388228 (1995-02-01), Heath et al.
patent: 5389831 (1995-02-01), Eisenstadt
patent: 5416910 (1995-05-01), Moyer et al.
patent: 5473762 (1995-12-01), Krein et al.
patent: 5506972 (1996-04-01), Heath et al.
patent: 5532633 (1996-07-01), Kawai
patent: 5550875 (1996-08-01), Bennett

Affiliated with

Also associated with

Rating

Bus grant overlap circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus grant overlap circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus grant overlap circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1941838