Low jitter clock phase adjust system

Details Low jitter clock phase adjust system Low jitter clock phase adjust system

1991-09-26

1992-10-20

Howell, Janice A.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307529, 307608, 328155, 328 55, H03K 500, H03K 513

Patent

active

051572761

ABSTRACT:
A low jitter clock phase adjust system divides an input clock signal into three clock signals having precisely equal phase differences from each other. The three clock signals are converted into current vectors and input to a trio of two-quadrature multipliers. The current vectors are multiplied by separate control signals generated from an input phase control signal. The separate control signals are generated such that only one of the separate control signals varies at a time. The result is a phase response output that is a linear function of the input phase control signal and that provides a phase adjustment range from -60.degree. to 360.degree..

REFERENCES:
patent: 3978407 (1976-08-01), Formey et al.
patent: 4035735 (1977-07-01), Akashi et al.
patent: 4692931 (1987-09-01), Ohsawa
patent: 4808936 (1989-02-01), Lamb
patent: 4868428 (1989-09-01), Cooper

Affiliated with

Also associated with

Rating

Low jitter clock phase adjust system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low jitter clock phase adjust system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low jitter clock phase adjust system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-194182