Signal voltage level conversion circuit and output buffer circui

Details Signal voltage level conversion circuit and output buffer circui Signal voltage level conversion circuit and output buffer circui

1994-07-06

1996-09-24

Nelms, David C.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Amplitude control

326 80, 326 81, H03L 500, H03K 1175

Patent

active

055594646

ABSTRACT:
A signal voltage level conversion circuit has a configuration in which all transistors can be produced, during the semiconductor fabrication process, so that their gate-source, gate-drain, and gate-substrate voltages are within the 3v voltage tolerance range. The signal voltage level conversion circuit converts input signals with a narrow logical amplitude of 0.about.3v to output signals with a wide logical amplitude of 0.about.5v. The input signal Vin, 0.about.3v, is temporarily converted into a mediator signal Vm, approximately 3.about.5v by a mediator signal generation circuit. An output buffer circuit then converts mediator signal Vm to output signal Vout of 0.about.5v. In the mediator signal generation circuit and the output buffer circuit, application of voltage is relaxed on a plurality of transistors, so that all transistors are maintained within the 3v voltage tolerance range.

REFERENCES:
patent: 4707622 (1987-11-01), Takao et al.
patent: 5113097 (1992-05-01), Lee
patent: 5136190 (1992-08-01), Chern et al.
patent: 5144165 (1992-09-01), Dhong et al.
patent: 5204557 (1993-04-01), Nguyen
patent: 5399915 (1995-03-01), Yahata
patent: 5436585 (1995-07-01), DiMarco

Affiliated with

Also associated with

Rating

Signal voltage level conversion circuit and output buffer circui does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal voltage level conversion circuit and output buffer circui, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal voltage level conversion circuit and output buffer circui will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1931530