Fabricating an electrically-erasable, electrically-programmable

Details Fabricating an electrically-erasable, electrically-programmable Fabricating an electrically-erasable, electrically-programmable

1991-01-31

1992-10-20

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437 49, 437 69, 437979, H01L 21265, H01L 2176

Patent

active

051569914

ABSTRACT:
An electrically-erasable, programmable ROM cell, or an EEPROM cell, is constructed using an enhancement transistor merged with a floating-gate transistor, where the floating-gate transistor has a small tunnel window, in a contact-free cell layout, enhancing the ease of manufacture and reducing cell size. The bitlines and source/drain regions are buried beneath relatively thick silicon oxide, which allows a favorable ratio of control gate to floating gate capacitance. Programming and erasing are provided by the tunnel window are near or above the channel side of the source. The window has a thinner dielectric than the remainder of the floating gate, to allow Fowler-Nordheim tunneling. By using dedicated drain or ground lines, rather than a virtual-ground layout, and by using thick oxide for isolation between bitlines, the floating gate can extend onto adjacent bitlines and isolation area, resulting in a favorable coupling ratio. Isolation between wordlines is also by thick thermal oxide in a preferred embodiment, further improving the coupling ratio. Bitline and wordline spacing may be selected for optimum pitch or aspect ratio. Bitline to substrate capacitance is minimized.

REFERENCES:
patent: 4180826 (1979-12-01), Shappir
patent: 4203158 (1980-05-01), Frohamn-Bentchkowsky
patent: 4258466 (1981-03-01), Kuo et al.
patent: 4317272 (1981-03-01), Kuo et al.
patent: 4326331 (1982-04-01), Guterman
patent: 4377857 (1983-03-01), Tickle
patent: 4493057 (1982-09-01), McElroy
patent: 4590504 (1986-05-01), Gutterman
patent: 4622737 (1986-11-01), Ravaglia
patent: 4668970 (1987-05-01), Yatsuda et al.
patent: 4686558 (1987-08-01), Adam
patent: 4750024 (1988-06-01), Schreck
patent: 4822750 (1989-04-01), Perlegos et al.
patent: 4849369 (1989-07-01), Jeuch et al.

Affiliated with

Also associated with

Rating

Fabricating an electrically-erasable, electrically-programmable does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fabricating an electrically-erasable, electrically-programmable , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabricating an electrically-erasable, electrically-programmable will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-191801