LDD CMOS process

Details LDD CMOS process LDD CMOS process

1987-07-09

1988-06-28

Weisstuch, Aaron

Fishing, trapping, and vermin destroying

437 34, 437 57, 357233, 357 42, H01L 21265

Patent

active

047538988

ABSTRACT:
A process is disclosed for fabricating LDD CMOS structures having a reduced mask count and improved manufacturability. In one embodiment of the invention a CMOS structure is formed having gate insulators overlying N and P type surface regions. Gate electrodes are formed on each of the surface regions and a spacer forming material is deposited over the electrodes and the surface regions. The spacer material is anisotropically etched from one of the surface regions to form spacers at the edge of the first gate electrode while retaining the spacer forming material over the second surface region. Source and drain regions of the first MOS transistor are implanted using the spacers as an implantation mask. The spacers are removed and a lightly doped source and drain is implanted using the gate electrode as a mask. The implanted source and drain regions are oxidized using the remaining spacer forming material as an oxidation mask to prevent oxidation of the second surface region. Devices are then fabricated in that second surface region by implanting devices of opposite conductivity type either with or without the formation of spacers and an LDD structure on the devices of second conductivity type.

REFERENCES:
patent: 4350150 (1982-07-01), Shirato
patent: 4356623 (1982-11-01), Hunter
patent: 4382827 (1983-05-01), Romano-Moran et al.
patent: 4433468 (1984-02-01), Kawamata
patent: 4488351 (1984-12-01), Momose
patent: 4536944 (1985-08-01), Bracco et al.
patent: 4590663 (1986-05-01), Haken
patent: 4613882 (1986-09-01), Pimbley et al.
patent: 4642878 (1987-02-01), Maeda
Ogura et al., "Latch-up Free, Double-Gated, Enhancement-Type P-Channel Device for CMOS with Enhanced Transconductance", IBM Technical Disclosure Bulletin, vol. 27, No. 1B, Jun. 1984, pp. 722-727.
E. Takeda, et al. "Submicrometer MOSFET Structure for Minimizing Hot-Carrier Generation", IEEE Transactions on Electron Devices, vol. ED-29, No. 4, Apr. 1982, pp. 611-618.
S. Ratham, et al. "An Optimized 0.5 Micron LDD Transistor", International Electron Devices Meeting Papers, vol. 10.2, 1983, pp. 237-241.
Y. Matsumoto, et al. "Optimized an Reliable LDD Structure for 1um NMOSFET Based on Substrate Current Analysis", International Electron Devices Meeting Papers, vol. 15.4, 1983, pp. 392-395.
Tsang, et al., "Fabrication of High-Performance LDDFET's with Oxide Sidewall-Spacer Technology", IEEE Journal of Solid State Circuits, vol. SC-17, No. 2, Apr. 1987.

Affiliated with

Also associated with

Rating

LDD CMOS process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with LDD CMOS process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and LDD CMOS process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1914482