Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1997-08-27
2000-05-30
Dang, Trung
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438428, 438434, 438435, 438438, 438561, 438563, H01L 2176
Patent
active
060690585
ABSTRACT:
A shallow trench isolation structure is formed by providing a pad layer and a silicon nitride polish stop layer on a surface of a P-type silicon substrate. The silicon nitride polish stop layer and the pad oxide layer are patterned to define openings corresponding to portions of the substrate that will be etched to form trenches. Trenches are defined in the P-type silicon substrate by anisotropic etching. A boron doped oxide or glass is deposited along the walls and floor of the trench. An undoped TEOS oxide is provided over the doped oxide or glass to complete filling of the trench. The device is subjected to a high temperature reflow process, causing the dielectric materials to flow, partially planarizing the device and causing the boron of the first layer to diffuse into the walls and floor of the trench. Chemical mechanical polishing removes excess portions of the dielectric layers. The silicon nitride polish stop layer and the pad oxide layer are removed and conventional processing is performed to complete devices on the substrate. Diffusion of boron into the walls of the trench forms a self-aligned field doping region for the shallow trench isolation structure using relatively few processing steps.
REFERENCES:
patent: 4571819 (1986-02-01), Rogers et al.
patent: 4666557 (1987-05-01), Collins et al.
patent: 4740480 (1988-04-01), Ooka
patent: 4782036 (1988-11-01), Becker et al.
patent: 4952524 (1990-08-01), Lee et al.
patent: 5851900 (1998-12-01), Chu et al.
Dang Trung
United Semiconductor Corp.
LandOfFree
Shallow trench isolation for semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shallow trench isolation for semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shallow trench isolation for semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1909703