Semiconductor device manufacturing: process – Chemical etching – Liquid phase etching
Patent
1997-08-22
2000-02-15
Utech, Benjamin
Semiconductor device manufacturing: process
Chemical etching
Liquid phase etching
216 12, H01L 2100
Patent
active
060252782
ABSTRACT:
In one aspect, the invention includes a method for manufacturing a semiconductive wafer comprising: a) providing a semiconductive material wafer having a front surface and a back surface; b) contacting the front surface with a first fluid; c) contacting the back surface with a second fluid different than the first fluid, at least one of the first and second fluids being configured to etch the semiconductive material of the wafer; at least one of the first and second fluids having a measurable component at a first concentration which is different than any concentration of said measurable component in the other of the first and second fluids; d) etching the semiconductive wafer with the at least one of the first and second fluids configured to etch the semiconductive material; and e) monitoring the measurable component concentration in at least one of the first fluid or the second fluid to ascertain if the etching has formed an opening extending completely through the substrate. In another aspect, the invention includes a method for manufacturing a semiconductive material stencil mask comprising: a) providing a semiconductive material stencil mask substrate having a front surface and a back surface; b) contacting the front surface with an inert solution having a first pH; c) contacting the back surface with an etchant having a second pH, the second pH being different than the first pH; and d) monitoring the pH of at least one of the inert solution or the etchant to ascertain if the etchant has formed an opening extending completely through the substrate.
REFERENCES:
patent: 4013502 (1977-03-01), Staples
patent: 4664762 (1987-05-01), Hirata
patent: 4919749 (1990-04-01), Mauger et al.
patent: 5110373 (1992-05-01), Mauger
patent: 5167778 (1992-12-01), Kaneko et al.
patent: 5173149 (1992-12-01), Nojiri et al.
patent: 5338416 (1994-08-01), Mlcak et al.
patent: 5578167 (1996-11-01), Sooriakumar et al.
patent: 5622636 (1997-04-01), Huh et al.
Atsushi Ogura, Control of Thickness Variation in Si-on-Insulator Bonded Wafers by Applying Voltage during KOH Etching, Jpn. J. Appl. Phys., vol. 35 (1996), pp. L71-L73.
Ben Kloeck, Study of Electrochemical Etch-Stop for High-Precision Thickness Control of Silicon Membranes, IEEE Transactions on Electron Devices, vol. 36, No. 4, Apr. 1989, pp. 663-669.
Micro)n Technology, Inc.
Umez-Eronini Lynette T.
Utech Benjamin
LandOfFree
Methods for manufacturing semiconductive wafers and semiconducti does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for manufacturing semiconductive wafers and semiconducti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for manufacturing semiconductive wafers and semiconducti will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1905651