Segment register file read and write pipeline

Details Segment register file read and write pipeline Segment register file read and write pipeline

1994-03-30

1996-05-14

Coleman, Eric

Boots, shoes, and leggings

3642318, 364271, 364260, 3649391, 364DIG1, 395496, G06F 1300

Patent

active

055176577

ABSTRACT:
A mechanism and procedure for providing an efficient pipeline for reading and writing information to a multiple ported segment register file (SRF) in different pipestages. The present invention is operable, in one embodiment, within an address generation unit (AGU) of a processor and is implemented to write the SRF during a particular clock phase of a pipestage and to read to the SRF during another clock phase of another pipestage of the AGU pipeline of a pipelined processor. The read and write of different pipestages associated with separate instructions may occur within a same clock cycle. The write occurs before the read. By reading and writing to the AGU in alternate clock phases, the read and write operations of the SRF do not conflict even though they span different pipestages of the pipeline. Therefore, pipestages of the present invention are not in resource conflict over the SRF read and write operations which occur in a same clock cycle. Specifically, within the scope of the present invention, the SRF may be read during the low phase of a clock cycle while the SRF may be written during the high phase of a clock cycle for different instructions. Alternatively, the above phase relationships may be inverted.

REFERENCES:
patent: 4365311 (1982-12-01), Fukunaga
patent: 4442484 (1984-04-01), Childs
patent: 4811215 (1989-03-01), Smith
patent: 4980819 (1990-12-01), Cushing
patent: 5388073 (1995-02-01), Usami
patent: 5442757 (1995-08-01), McFarland
i486 Microprocessor Programmer's Reference Manual, Intel Corporation, Osborne McGraw, 1990, Chapters 4-6.
Val Popescu, et al. entitled, "The Metaflow Architecture," IEEE Micro, Jun. 1991, pp. 10-13, 63-73.
Author, Mike Johnson, entitled Superscalar Microprocessor Design, Advance Micro Devices, Prentice Hall Series in Innovative Technology, 1991, pp. 1-289.

Affiliated with

Also associated with

Rating

Segment register file read and write pipeline does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Segment register file read and write pipeline, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Segment register file read and write pipeline will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1904559