Method and apparatus for timing recovery in digital data communi

Details Method and apparatus for timing recovery in digital data communi Method and apparatus for timing recovery in digital data communi

1990-05-31

1992-04-07

Chin, Stephen

Pulse or digital communications

Spread spectrum

Direct sequence

3701055, H04L 700

Patent

active

051034646

ABSTRACT:
In apparatus for receiving digital data signals in a digital communication system, especially an Integrated Services Digital Network, timing recovery problems associated with erratic zero crossing when multiple terminals transmit to a common receiver are mitigated by detecting the rate of change of the digital data signal between two predetermined positions and controlling sampling of the digital data signal in dependence upon the difference between such rate of change and a reference. The rate of change conveniently corresponds to the trailing "corner" of a framing pulse, i.e. the point at which the signal commences the transition from one polarity to the other. The "corner" is much more stable, i.e. less susceptible to variation due to multiple terminal effects, than the zero-crossing which follows it, since the zero crossing may vary relative to the "corner". The transition may be determined by sampling the digital data signal at two discrete positions and determining when the two resulting samples differ in amplitude by a predetermined amount. One of the two pulses, namely the one with the larger amplitude, may then be used for data recovery purposes.

REFERENCES:
patent: 4438523 (1984-03-01), Brandl
patent: 4464768 (1984-08-01), Lewis et al.
patent: 4627080 (1986-12-01), Debus, Jr.
patent: 4675880 (1987-06-01), Davarian
patent: 4682327 (1987-07-01), Okumura et al.
patent: 4959845 (1990-09-01), Tol et al.
IEEE Proceedings of the Internatoinal Symposium on Subscriber Loops and Services, Oct. 29, 1986, Tokyo (JP) pp. 250-255; K. J. Wouda et al.: `Towards a Single Chip ISDN Transmission Unit`, see p. 253, paragraph 6.
Proceedings IEEE Global Telcommunications Conference; Nov. 29, 1982, Miami (U.S.), pp. 931-935; C. A. Ehrenbard et al.: `A Baud-Rate Line-Interface for Two-Wire High-Speed Digital Subscriber Loops.`
IEEE Journal of Solid-State Circuits, No. 6, Dec. 1989, New York (U.S.), pp. 1605-1611; O. Agazzi et al.: `A Digital Signal Processor for ANSI Standard ISDN Transceiver`, see p. 1605, col. 2, line 4-p. 1606, col. 1, line 12; see p. 1607, col. 2, line 18-p. 1608, col. 2, line 2.
Circuit Design and Transmission Performance for ISDN Basic Interface, Okumura, Yamamoto and Kuribayashi: NTT Electrical Communications Laboratories, pp. 1651-1655.
A New Phase-Locked Oscillator Adaptable to Input Signals with Periodical Phase Jumps, Okumura, Hayashi and Inoue: Proceedings of ISCAS 85, pp. 599-602.

Affiliated with

Also associated with

Rating

Method and apparatus for timing recovery in digital data communi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for timing recovery in digital data communi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for timing recovery in digital data communi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1901239