Parallel cyclic redundancy check circuit

Details Parallel cyclic redundancy check circuit Parallel cyclic redundancy check circuit

1990-01-29

1992-04-07

Smith, Jerry

Excavating

371 371, G06F 1110

Patent

active

051034514

ABSTRACT:
A method and circuitry for generating N-bit parallel CRC code from an N-bit parallel data input source. A generating polynomial function is used to express an array of exclusive-OR gates to which the N-bit parallel data inputs are applied. A plurality of N latches is provided and connected to the exclusive-OR gate array in a feedback fashion to provide the plurality of N-bit parallel CRC codes according to the polynomial function.

REFERENCES:
patent: 4052698 (1977-10-01), Ragle
patent: 4105999 (1978-08-01), Nakamura
patent: 4312068 (1982-01-01), Goss et al.
patent: 4454600 (1984-06-01), LeGresley
patent: 4498174 (1985-02-01), LeGresley
patent: 4593393 (1986-06-01), Mead et al.
patent: 4700350 (1987-10-01), Douglas et al.
patent: 4720830 (1988-01-01), Joshi et al.
patent: 4937828 (1990-06-01), Shih et al.
Mohammed Wasfi, "Implementing Parallel Cyclic Redundancy Check (CRC) for Reliable High-Speed Point-to-Point Communication Using TAXI", Advanced Micro Devices, Inc., 1989, Publication 12572, Rev. A, Amendment /O, Issue Date Aug. 1989, pp. 1-8.
Terry Ritter, "The Great CRC Mystery", Dr. Dobb's Journal, Feb. 1986, pp. 26-34.
"Cyclic Redundancy Check Character Generator", Motorola, Inc., Publication, 1973.

Affiliated with

Also associated with

Rating

Parallel cyclic redundancy check circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel cyclic redundancy check circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel cyclic redundancy check circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1901126