Event qualified testing protocols for integrated circuits

Details Event qualified testing protocols for integrated circuits Event qualified testing protocols for integrated circuits

1991-03-12

1992-04-07

Atkinson, Charles E.

Excavating

371 223, 371 224, G01R 3128

Patent

active

051034506

ABSTRACT:
A set of event qualified test protocols for use in testing integrated circuits is disclosed. A boundary scan architecture for use in the integrated circuit (10) comprises input and output test registers (12,22) having functions controlled by an event qualifying module (EQM) (30). The EQM (30) receives a signal indicating a matching condition has been met. The EQM receives additional signals which indicate which testing protocol of the possible protocols is selected. The EQM (30) may control the input and output test registers (12,22) to perform a variety of tests on the incoming and outgoing data. During testing, the internal logic (20) may continue to operate at speed, thereby allowing the test circuitry to detect faults which would not otherwise be observable. A memory buffer (64) may be included to store a plurality of input data for test data. A set of standard protocols is disclosed which allows interoperability between EQMs on multiple IC's in a circuit. By adhering to a standard set of standard event qualification protocols, all IC designs produced with the boundary scan architecture will be capable of operating together to perform advanced test operations of the circuit is response to a condition.

REFERENCES:
patent: 4365334 (1982-12-01), Smith et al.
patent: 4598401 (1986-07-01), Whelan
patent: 4635261 (1987-01-01), Anderson et al.
patent: 4801870 (1989-01-01), Eichelbarger et al.
patent: 4857835 (1989-08-01), Whetsel, Jr.
patent: 4860288 (1989-08-01), Teske et al.
patent: 4872169 (1989-10-01), Whetsel, Jr.
patent: 4875003 (1989-10-01), Burke
patent: 4893072 (1990-01-01), Matsumoto

Affiliated with

Also associated with

Rating

Event qualified testing protocols for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Event qualified testing protocols for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Event qualified testing protocols for integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1901055