High performance composed pillar dRAM cell

Details High performance composed pillar dRAM cell High performance composed pillar dRAM cell

1988-06-01

1992-04-07

Jackson, Jr., Jerome

357 231, 357 55, 357 71, H01L 2978

Patent

active

051032767

ABSTRACT:
A dRAM memory cell structure and a method for forming the same is disclosed. Each memory cell is formed at a pillar, where the storage plate is an inversion region created by a field plate surrounding all sides of each pillar and separated therefrom by a storage dielectric film. The field plate is formed in a grid shape, and is disposed at the bottom of the trenches surrounding the array of pillars to serve as the fixed plate for all storage capacitors in the array. At the top of each pillar is a diffusion to which the bit lines are connected. Disposed in the trench above the field plate and extending in one direction are word lines. Each word line is formed of a polysilicon filament onto which tungsten is deposited by way of selective CVD. The word line is formed closely adjacent the pillars in its associated row, separated therefrom by a gate dielectric film; the word line is separated from the adjacent row by a dielectric film which is thicker than the gate dielectric, so that the word line will cause conduction between the inversion region and the top diffusion for its associated row, but not for the adjacent row.

REFERENCES:
patent: 4128670 (1978-12-01), Gaensslen
patent: 4225945 (1980-09-01), Kuo
patent: 4327476 (1982-05-01), Iwai et al.
patent: 4353086 (1982-10-01), Jaccodine et al.
patent: 4397075 (1983-08-01), Fatula, Jr. et al.
patent: 4434433 (1984-02-01), Nishizawa
patent: 4462040 (1984-07-01), Ho et al.
patent: 4651184 (1987-03-01), Malhi
patent: 4670768 (1987-06-01), Sunami et al.
patent: 4672410 (1987-06-01), Miura
patent: 4673962 (1987-06-01), Chattertee et al.
patent: 4683486 (1987-07-01), Chattertee
patent: 4717942 (1988-01-01), Nakamura et al.
patent: 4751557 (1988-07-01), Sunami et al.
patent: 4751558 (1988-06-01), Kenney
Jambotkar, "Compact One-Device Dynamic RAM Cell with High Storage Capacitance", IBM Tech. Disc. Bull., vol. 27, No. 2, Jul. 1984.
Chang et al., "Fabrication of VMOS on UMOS Random-Access Memory Cells with a Self-Aligned Word Line, " IBM Tech. Disc. Bull., vol. 22, No. 7, Dec. 1979.

Affiliated with

Also associated with

Rating

High performance composed pillar dRAM cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High performance composed pillar dRAM cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance composed pillar dRAM cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1899059