Processor static mode disable circuit

Details Processor static mode disable circuit Processor static mode disable circuit

1991-10-11

1992-12-29

Heyman, John S.

Electrical pulse counters, pulse dividers, or shift registers: c

Applications

Control

377 20, 377 28, 328138, 307518, 371 14, 371 62, 364484, H03K 519, H03M 1300, G06F 1100

Patent

active

051757516

ABSTRACT:
An input to the control unit of a microprocessor places the microprocessor in a WAIT condition whenever the input clock frequency is determined to be less than a predetermined minimum value. A timing circuit which includes a relatively high capacitance device generates a "kill" signal whenever the time interval between successive clock pulses is greater than a value corresponding to a cut-off frequency. The kill signal is applied to the control unit of the microprocessor and cannot be reset except with a system reset.

REFERENCES:
patent: 3757233 (1973-09-01), Dixon
patent: 4326256 (1982-04-01), Furumoto
patent: 4390843 (1983-06-01), Betts et al.
patent: 4428020 (1984-01-01), Blanchard
patent: 4737984 (1988-04-01), Brown
patent: 4882545 (1989-11-01), Plant

Affiliated with

Also associated with

Rating

Processor static mode disable circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor static mode disable circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor static mode disable circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1892954