Method of making a customized semiconductor integrated device

Details Method of making a customized semiconductor integrated device Method of making a customized semiconductor integrated device

1986-11-12

1988-05-17

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437 59, 357 45, 364491, 307445, H01L 2170

Patent

active

047450843

ABSTRACT:
A method of fabricating a plurality of electronic circuits with transistors in schematic form in a customizable semiconductor integrated device, such as a base array, is disclosed. The base array has a plurality of chains of continuously electrically connected transistors, all of the same type, with the drain of a transistor connected to the source of an adjacent transistor. The schematic transistors are grouped by diffusion line tracing to form a plurality of groups. Each group of schematic transistors is assigned to physical transistors in the base array. The cost function associated with each group of physical transistors is calculated. The total cost function is optimized by changing the assignment of one or more groups of the schematic transistors to the physical transistors. The electrical interconnection from one group of physical transistors to another group of physical transistors is routed to form the physical layout of the circuit. Isolation transistors are also provided to isolate physical layouts of the circuit from one another or to provide isolation between groups of physical transistors where isolation is needed. The gate of each isolation transistors is connected to a voltage source thereby isolating the physical layouts of the circuits.

REFERENCES:
patent: 4580228 (1986-04-01), Noto
patent: 4591993 (1986-05-01), Griffin et al.
patent: 4613940 (1986-09-01), Shenton et al.
patent: 4627152 (1986-12-01), De Hond et al.
Sechen et al., "The Timberwolf Placement and Routing Package", IEEE J. of Solid-State Circuits, Apr. 1985, pp. 510-522.
"Automated Design of CMOS Leaf Cells", by John T. Nogatch, et al.; VLSI Systems Design, Nov. 1985.
"Advanced CMOS Gate Array Architecture Combining `Gate Isolation` and Programmable Routing Channels", by Wilhelmus Van Noije, et al., IEEE Journal of Solid State Circuits, vol. SC-20, No. 2, Apr. 1985.

Affiliated with

Also associated with

Rating

Method of making a customized semiconductor integrated device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a customized semiconductor integrated device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a customized semiconductor integrated device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1881337