Patent
1994-12-16
1996-07-09
Heckler, Thomas M.
395739, G06F 946
Patent
active
055353800
ABSTRACT:
A system for providing a time-based interrupt signal to a processor for executing a real time interrupt event with reduced interrupt latency, involves: a first programmable counter, which is capable of interrupting the processor by generating an interrupt signal on a regular time period based on the decrementing of an initial count value loaded therein, which value is re-loaded in the counter when the count is exhausted and the interrupt signal is generated; one or more second programmable counters, also having initial count values loaded therein that are decremented, and each of which, if the count is exhausted before that of the first counter, will not allow certain types of instructions or events, respectively associated with each second counter, to execute, if the execution of such instructions or events would cause an unwanted latency in the interrupt caused by the interrupt signal from the first counter.
REFERENCES:
patent: 4099255 (1978-07-01), Stanley et al.
patent: 4344133 (1982-08-01), Bruce, Jr. et al.
patent: 4626987 (1986-12-01), Renninger
patent: 4638452 (1987-01-01), Schultz et al.
patent: 5239641 (1993-08-01), Horst
patent: 5317745 (1994-05-01), Chan
patent: 5414858 (1995-05-01), Hoffman et al.
"Programmable Timer with Global Reset", L. Kleppe, IBM Tech. Dis. Bulletin, Vol. 28, No. 5, Oct. 1985.
"Method for Controlling the Hardware Level Zero Timer Value for an IBM PC Application", R. Grafe et al. IBM Tech. Dis. Bulletin, Vol. 29, No. 8, Jan. 1987.
Bergkvist, Jr. John J.
Carmon Donald E.
Vanover Michael T.
Heckler Thomas M.
International Business Machines - Corporation
LandOfFree
System to reduce latency for real time interrupts does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System to reduce latency for real time interrupts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System to reduce latency for real time interrupts will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1876274