Boots – shoes – and leggings
Patent
1979-11-06
1981-06-02
Springborn, Harvey E.
Boots, shoes, and leggings
G06F 1500
Patent
active
042714680
ABSTRACT:
The disclosure relates to multiprocessor handling of plural queues of pending I/O interrupt requests (I/O IRs) in a main storage (MS) shared by plural central processors (CPs). An input/output processor (IOP) inserts I/O IR entries onto the queues in accordance with the type of interrupt. The entries in the queues are only removed by the CPs, after their selection by a system controller (SC) for execution of an interruption handling program.
An I/O interrupt pending register in I/O interrupt controller circuits in the SC is used in selecting CPs to handle the I/O IRs on the queues. The bit positions in the pending register are respectively assigned to the I/O IR queues in MS, and the order of the bit positions determines the priority among the queues for CP handling. An I/O IR command from the IOP to the SC sets a corresponding queue bit position in the pending register and controls the addition of an entry on the corresponding queue in MS. If a bit is set to one, the corresponding queue is non-empty; if set to zero, the queue is empty.
A broadcast bus connects the outputs of the bit positions of the pending register to each of the CPs.
In each CP, acceptance determining circuits connect to the broadcast bus and accept the highest-priority-unmask non-empty-state bit position being broadcast. From this, the CP sends the SC an accepted queue identifier signal and an accept signal when the CP is in an interruptable state. The CP also sends to the SC a wait state signal if the CP is then in wait state.
Selection determining circuits in the SC receive the accept, wait (if any), and queue identifier signals from all accepting CPs and select one accepting CP per accepted queue at any one time. The selection circuits can perform the selection of plural CPs in parallel, and send a select signal to each selected CP.
An inhibit register in the interrupt controller in the SC inhibits selected bits on the broadcast bus to all CPs except the selected CP for the selected queue identifier. The inhibit on any bit is removed when the selected CP ends its acceptance of the corresponding queue, so that any CP can select the next entry on the corresponding queue.
When any selected CP finds it has emptied a queue, it activates a reset line to the SC which resets the corresponding bit in the pending register to indicate the empty state.
REFERENCES:
patent: 3421150 (1969-01-01), Quosig et al.
patent: 3444525 (1969-05-01), Barlow et al.
patent: 3593300 (1971-07-01), Driscoll, Jr. et al.
patent: 3810105 (1974-05-01), England
patent: 4001783 (1977-01-01), Monahan et al.
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4091455 (1978-05-01), Woods et al.
Christensen Neal T.
Van Loo William C.
Werner Robert H.
Wetzel Joseph A.
Zeitler, Jr. Carl
Goldman Bernard M.
International Business Machines Corp.
Springborn Harvey E.
LandOfFree
Multiprocessor mechanism for handling channel interrupts does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor mechanism for handling channel interrupts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor mechanism for handling channel interrupts will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1868198