Patent
1995-05-16
1998-05-19
Dung, Dinh C.
395478, 395485, 395861, 395732, 395800, G06F 1314, G06F 1318
Patent
active
057548005
ABSTRACT:
A computer system comprising a multiprocessor architecture capable of supporting multiple processors comprising a memory array unit (MAU), an MAU system bus comprising data, address and control signal buses, an I/O bus comprising data, address and control signal buses, a plurality of I/O devices and a plurality of microprocessors. Data transfers between data and instruction caches and I/O devices and a memory and other I/O devices are handled using a switch network and interface circuits. Access to the memory buses is controlled by arbitration circuits which utilize fixed and dynamic priority schemes. A row match comparison circuit is provided for reducing memory latency by giving an increased priority to successive requests for access to memory locations having the same row address. Dynamic switch/port arbitration is provided by changing the priority of the devices based on the intrinsic priority of the device, the number of times that a request has been serviced based on a row match, the number of times that a device has been denied service, and the number of times that a device has been serviced.
REFERENCES:
patent: 4315308 (1982-02-01), Jackson
patent: 4482950 (1984-11-01), Dshkhunian
patent: 4597054 (1986-06-01), Lockwood et al.
patent: 4719569 (1988-01-01), Ludemann et al.
patent: 4829467 (1989-05-01), Ogata
patent: 4916604 (1990-04-01), Yamamoto et al.
patent: 5089951 (1992-02-01), Iijima
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5140682 (1992-08-01), Okura et al.
patent: 5148533 (1992-09-01), Joyce et al.
patent: 5222223 (1993-06-01), Webb, Jr. et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5261057 (1993-11-01), Coyle et al.
patent: 5283903 (1994-02-01), Uehara
patent: 5303382 (1994-04-01), Buch et al.
patent: 5440752 (1995-08-01), Lentz et al.
patent: 5471592 (1995-11-01), Gove et al.
Agawal et al., "April: A Processor Architecture for Multiprocessing", IEEE 1990, pp. 104-114.
Corsimi, P., C.A., Prete, Architecture of the MuTeam System, IEEE Proceedings E. Computer & Digital Techniques, vol. 134, No. 5, Sterenage, Great Britain, Sep. 1987, pp. 217-227.
Earnshaw, William, The N-4--A High Performance Three Dimensional Multiprocessor Computer System, IRE Wescon Convention Record, vol. 32, No. 29/2, North Hollywood, USA, Nov. 1988, pp. 1-8.
Hennessy, J. and D. Patterson, Computer Architecture A Quantitative Approach, Morgan Kaufman Publishers, Inc., 1990, (in its entirety).
Johnson, Mike, Superscaler Microprocessor Design, Prentice-Hall, Inc., 1990, (in its entirety).
Popescu, V., M. Schultz, J. Sprackler, G. Gibson, B. Lightner and D. Isaman, The Metaflow Archictecture, Metaflow Technologies, Inc., Jun. 1991.
Slater, M., "AMD 286 2X Combines 286 and PC System Logic: The Beginning of the End of the Chip Set Business", Microprocessor Report, Oct. 3, 1990, vol. 4, No. 17, pp. 1-4.
Slater, M., "386 SL Brings 386 Power to Notebook Computers", Microprocessor Report, Oct. 17, 1990, vol. 4, No. 18, pp. 1-4.
Weiss, R., "Third-Generation RISC Processors", On Special Report, Mar. 30, 1992, pp. 96-108.
Hagiwara Yasuaki
Lau Te-Li
Lentz Derek J.
Nguyen Le Trong
Tang Cheng-Long
Dung Dinh C.
Seiko Epson Corporation
LandOfFree
Multi processor system having dynamic priority based on row matc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi processor system having dynamic priority based on row matc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi processor system having dynamic priority based on row matc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1863451