Memory back up system with one cache memory and two physically s

Details Memory back up system with one cache memory and two physically s Memory back up system with one cache memory and two physically s

1986-12-04

1989-04-04

Zache, Raulfe B.

Boots, shoes, and leggings

371 12, G06Z 1116

Patent

active

048191540

ABSTRACT:
Apparatus for maintaining duplicate copies of information stored in fault-tolerant computer main memories is disclosed. A non write-through cache memory associated with each of the system's processing elements stores computations generated by that processing element. At a context switch, the stored information is sequentially written to two separate main memory units. A separate status area in main memory is updated by the processing element both before and after each writing operation so that a fault occurring during data processing or during any storage operation leaves the system with sufficient information to be able to reconstruct the data without loss of integrity.
To efficiently transfer information between the cache memory and the system main memories without consuming a large amount of processing time at context switches, a block status memory associated with the cache memory contains an entry for each data block in the cache memory. The entry indicates whether the corresponding data block has been modified during data processing or written with computational data from the processing element. The storage operations are carried out by high-speed hardware which stores only the modified data blocks. Additional special-purpose hardware simultaneously invalidates all cache memory entries so that a new task can be loaded and started.

REFERENCES:
patent: 3588829 (1971-06-01), Boland
patent: 3736566 (1973-08-01), Anderson et al.
patent: 3761881 (1973-09-01), Anderson et al.
patent: 3889237 (1975-06-01), Alferness et al.
patent: 3979726 (1976-09-01), Lange et al.
patent: 4020466 (1977-04-01), Cordi et al.
patent: 4044337 (1977-08-01), Hicks et al.
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4395500 (1983-07-01), Imazeki et al.
patent: 4403284 (1983-09-01), Scarisen et al.
patent: 4413327 (1983-11-01), Sabo et al.
patent: 4426682 (1984-01-01), Riffe et al.
patent: 4484273 (1984-11-01), Stiffler et al.
patent: 4566106 (1986-01-01), Check, Jr.

Affiliated with

Also associated with

Rating

Memory back up system with one cache memory and two physically s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory back up system with one cache memory and two physically s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory back up system with one cache memory and two physically s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-184663