Boots – shoes – and leggings
Patent
1994-10-13
1997-11-04
Voeltz, Emanuel T.
Boots, shoes, and leggings
364488, 395500, G06F 1750
Patent
active
056847238
ABSTRACT:
A simulation method for obtaining internal information at discrete points within a semiconductor device to be analyzed based on information related to the semiconductor device by forming a coefficient matrix A having matrix equation A.multidot.X=b with respect to each of the discrete points within the semiconductor device and solving the matrix equation. X denotes a matrix of physical quantities to be obtained and b is a known matrix. The device simulation method includes the steps of (a) assigning a rectangular work region to the semiconductor device regardless of its shape so that it fits within the work region, (b) forming a matrix of elements with respect to each of the discrete points within the analyzing region and dummy elements with respect to each of the discrete points within a non-analyzing region at least within the work region. The dummy element have values substituted into the matrix such that they form a diagonal term of the matrix respectively with a positive integer and remaining dummy elements respectively are "0", (c) forming a matrix (L.multidot.U) by dividing the matrix into lower and upper triangular matrices L and U, (d) calculations using a stored iteration method and the specific matrix (L.multidot.U) until a convergence condition is satisfied, to obtain a solution for each element of the matrix X, and (e) determining, using the solution for each element of the matrix X, whether the semiconductor device is operational.
REFERENCES:
patent: 4510616 (1985-04-01), Lougheed et al.
patent: 4615011 (1986-09-01), Linsker
patent: 4703436 (1987-10-01), Varshney
patent: 4748660 (1988-05-01), Deveze
patent: 4754408 (1988-06-01), Carpenter et al.
patent: 4791593 (1988-12-01), Hennion
patent: 4805113 (1989-02-01), Ishii et al.
patent: 4815003 (1989-03-01), Patatunda et al.
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 4939681 (1990-07-01), Yokomizo et al.
patent: 4969116 (1990-11-01), Wada et al.
Nasecode IV, Proceedings of hte Fourth International Conference on the Numerical Analysis of Semiconductor Devices and Integrated Circuits, Jun. 19-21, 1985, Dublin, Ireland, "Device Simulation Code for Vector Processor", George Abe et al., pp. 123-129.
Denshi Tsushin Gakkai Ronbunshi, 86/11, vol. J69C, No. 11, "High Convergence Matrix Solving Scheme for Device Simulator", by Satou et al., (1986), pp. 1389-1396.
IEEE Transactions On Electron Devices, vol. ED-32, No. 10, Oct. 1985, "Three-Dimensional Device Simulator Caddeth with Highly Convergent Matrix Solution Algorithyms", by Toyabe et al.
Electronic Letters, Jul. 22, 1981, vol. 18, No. 15, "Generalised ICCG mMethod for Solution of Asymmetric, Sparse, Linear Systems of Discretised Semiconductor Device Equations", by Chang et al.
Physics of Semiconductor Devices, 2nd Edition, "Static Characteristics (Basic Current-Voltage Relationship)", by S.M. Sze.
Choi Kyle J.
Fujitsu Limited
Voeltz Emanuel T.
LandOfFree
Device simulation method and device simulator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device simulation method and device simulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device simulation method and device simulator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1838214